A novel discrete-time frequency-locked loop (FLL) for three-phase grid-connected power converters that features rapid dynamic response and low computational cost is introduced. Firstly, a simplified nonlinear frequency-estimation model that leverages the inherent orthogonality of voltage signals in the αβ-frame, along with an optimal fixed-length delay, is proposed. Subsequently, a discrete-time FLL structure is developed based on this model. In addition, a convergence analysis and parameter design are presented. Finally, a comparative experiment with established methods is conducted, and the results demonstrate that the proposed FLL offers a faster dynamic response, requires fewer parameters to be tuned, ensures a smoother startup process, and maintains a relatively lower computational cost.
Publications
- Article type
- Year
Article type
Year
Regular Paper
Issue
Chinese Journal of Electrical Engineering 2025, 11(1): 174-183
Published: 31 March 2025
Downloads:65
Total 1
京公网安备11010802044758号