AI Chat Paper
Note: Please note that the following content is generated by AMiner AI. SciOpen does not take any responsibility related to this content.
{{lang === 'zh_CN' ? '文章概述' : 'Summary'}}
{{lang === 'en_US' ? '中' : 'Eng'}}
Chat more with AI
PDF (1.9 MB)
Collect
Submit Manuscript AI Chat Paper
Show Outline
Outline
Show full outline
Hide outline
Outline
Show full outline
Hide outline
Publishing Language: Chinese | Open Access

Accelerated fault injection algorithm for SRAM-based FPGA using whole frame upset

Pengyue SUNShenglai LYUErkun MAOShuzheng ZHANGLei CHEN( )Huan ZHOUYangbo HUANGShengqiang LOU
College of Electronic Science and Technology, National University of Defense Technology, Changsha 410073, China
Show Author Information

Abstract

UR-SB (unrecoverable-sensitive bits), which cannot be corrected by regular refresh, will cause long-term interruption of on-orbit service of satellite load. Thus, the impact of UR-SB needs to be evaluated and improved deeply by the fault injection tests. However, the proportion of UR-SB is extremely low. If the traditional bit-by-bit upset fault injection method is adopted, the fault injection tests would take too long time, and the efficiency is extremely low. A fault injection acceleration algorithm for static random access memory-based field programmable gate array based on whole frame upset was proposed, which can quickly filter out the configuration frames without UR-SB through whole frame upset fault injection. By taking dichotomy on the configuration frames with UR-SB, the precise positioning process of UR-SB can be speeded up effectively. Taking the commonly used XQR2V3000 device as an example, the simulation results indicate that the test efficiency can be improved by 207 times under the poor conditions, and the real data experimental results of the signal generation load by our group are increased by 949 times. These results demonstrate the validity of the acceleration algorithm proposed in this article.

CLC number: TN791 Document code: A Article ID: 1001-2486(2023)05-207-05

References

【1】
【1】
 
 
Journal of National University of Defense Technology
Pages 207-211

{{item.num}}

Comments on this article

Go to comment

< Back to all reports

Review Status: {{reviewData.commendedNum}} Commended , {{reviewData.revisionRequiredNum}} Revision Required , {{reviewData.notCommendedNum}} Not Commended Under Peer Review

Review Comment

Close
Close
Cite this article:
SUN P, LYU S, MAO E, et al. Accelerated fault injection algorithm for SRAM-based FPGA using whole frame upset. Journal of National University of Defense Technology, 2023, 45(5): 207-211. https://doi.org/10.11887/j.cn.202305024

280

Views

0

Downloads

0

Crossref

0

Web of Science

0

Scopus

0

CSCD

Received: 16 July 2021
Published: 28 October 2023
© 2023 Journal of National University of Defense Technology

This is an open access article under the CC BY-NC-ND license (http://creativecommons.org/licenses/by-nc-nd/4.0/).