AI Chat Paper
Note: Please note that the following content is generated by AMiner AI. SciOpen does not take any responsibility related to this content.
{{lang === 'zh_CN' ? '文章概述' : 'Summary'}}
{{lang === 'en_US' ? '中' : 'Eng'}}
Chat more with AI
PDF (1.5 MB)
Collect
Submit Manuscript AI Chat Paper
Show Outline
Outline
Show full outline
Hide outline
Outline
Show full outline
Hide outline

Whole-Chip ESD Protection Design for RF and AMS ICs

Xin WANGSiqiang FANHui ZHAOLin LINQiang FANGHe TANGAlbert WANG( )
Department of Electrical Engineering, University of California, Riverside, CA 92521, USA
Freescale Semiconductor, Inc., Irvine, CA 92618, USA
Show Author Information

Abstract

As integrated circuits (IC) technologies advance into very-deep-sub-micron (VDSM), electrostatic discharge (ESD) failure becomes one of the most devastating IC reliability problems and on-chip ESD protection design emerges as a major challenge to radio frequency (RF), analog, and mixed-signal (AMS) IC designs. This paper reviews key design aspects and recent advances in whole-chip ESD protection designs for RF/AMS IC applications in CMOS technologies.

References

【1】
【1】
 
 
Tsinghua Science and Technology
Pages 265-274

{{item.num}}

Comments on this article

Go to comment

< Back to all reports

Review Status: {{reviewData.commendedNum}} Commended , {{reviewData.revisionRequiredNum}} Revision Required , {{reviewData.notCommendedNum}} Not Commended Under Peer Review

Review Comment

Close
Close
Cite this article:
WANG X, FAN S, ZHAO H, et al. Whole-Chip ESD Protection Design for RF and AMS ICs. Tsinghua Science and Technology, 2010, 15(3): 265-274. https://doi.org/10.1016/S1007-0214(10)70060-2

7

Views

0

Downloads

0

Crossref

N/A

Web of Science

0

Scopus

0

CSCD

Received: 29 March 2010
Revised: 08 May 2010
Published: 01 June 2010
© Tsinghua University Press 2010