AI Chat Paper
Note: Please note that the following content is generated by AMiner AI. SciOpen does not take any responsibility related to this content.
{{lang === 'zh_CN' ? '文章概述' : 'Summary'}}
{{lang === 'en_US' ? '中' : 'Eng'}}
Chat more with AI
PDF (9.5 MB)
Collect
Submit Manuscript AI Chat Paper
Show Outline
Outline
Show full outline
Hide outline
Outline
Show full outline
Hide outline
Research Article

Realization of flexible in-memory computing in a van der Waals ferroelectric heterostructure tri-gate transistor

Xinzhu Gao1,2Quan Chen1,2Qinggang Qin3Liang Li3Meizhuang Liu1,2Derek Hao4Junjie Li5,6( )Jingbo Li7Zhongchang Wang8Zuxin Chen1,2( )
School of Semiconductor Science and Technology, South China Normal University, Foshan 528225, China
Guangdong Provincial Key Laboratory of Chip and Integration Technology, Guangzhou 510631, China
Institute of Solid State Physics Hefei Institutes of Physical Science, Chinese Academy of Sciences, Hefei 230601, China
School of Science, STEM College, RMIT University, Melbourne 3000, Australia
CAS Key Laboratory of Functional Materials and Devices for Special Environments, Xinjiang Technical Institute of Physics & Chemistry, Chinese Academy of Sciences, Urumqi 830011, China
Center of Materials Science and Optoelectronics Engineering, University of Chinese Academy of Sciences, Beijing 100049, China
College of Optical Science and Engineering, Zhejiang University, Hangzhou 310027, China
International Iberian Nanotechnology Laboratory (INL), Av. Mestre Jose Veiga s/n, Braga 4715-330, Portugal
Show Author Information

Abstract

Combining logical function and memory characteristics of transistors is an ideal strategy for enhancing computational efficiency of transistor devices. Here, we rationally design a tri-gate two-dimensional (2D) ferroelectric van der Waals heterostructures device based on copper indium thiophosphate (CuInP2S6) and few layers tungsten disulfide (WS2), and demonstrate its multi-functional applications in multi-valued state of data, non-volatile storage, and logic operation. By co-regulating the input signals across the tri-gate, we show that the device can switch functions flexibly at a low supply voltage of 6 V, giving rise to an ultra-high current switching ratio of 107 and a low subthreshold swing of 53.9 mV/dec. These findings offer perspectives in designing smart 2D devices with excellent functions based on ferroelectric van der Waals heterostructures.

Graphical Abstract

To solve the bottleneck problem of computing energy efficiency of devices, the design of a two-dimensional ferroelectric van der Waals heterojunction device based on CuInP2S6 and WS2 is developed. By co-regulating the input signals across tri-gate, this device can achieve non-volatile storage, “AND” logic operations, and multi-valued states of data, while achieving a high current switching ratio of 107 and an ultra-low subthreshold swing of 53.9 mV/dec.

Electronic Supplementary Material

Download File(s)
12274_2023_5964_MOESM1_ESM.pdf (2.8 MB)

References

【1】
【1】
 
 
Nano Research
Pages 1886-1892

{{item.num}}

Comments on this article

Go to comment

< Back to all reports

Review Status: {{reviewData.commendedNum}} Commended , {{reviewData.revisionRequiredNum}} Revision Required , {{reviewData.notCommendedNum}} Not Commended Under Peer Review

Review Comment

Close
Close
Cite this article:
Gao X, Chen Q, Qin Q, et al. Realization of flexible in-memory computing in a van der Waals ferroelectric heterostructure tri-gate transistor. Nano Research, 2024, 17(3): 1886-1892. https://doi.org/10.1007/s12274-023-5964-8
Topics:

1862

Views

154

Downloads

27

Crossref

32

Web of Science

28

Scopus

0

CSCD

Received: 16 May 2023
Revised: 16 June 2023
Accepted: 27 June 2023
Published: 01 August 2023
© Tsinghua University Press 2023