Silicon nanowire ratioed inverters on bendable substrates
)
Download citation
490
Views
18
Downloads
2
Crossref
N/A
WoS
2
Scopus
0
CSCD
In this study, we demonstrate the performance of silicon nanowire (SiNW)n-metal oxide semiconductor (MOS) and p-MOS ratioed inverters that are fabricated on bendable substrates. The electrical characteristics of the fabricateddevices can be controlled by adjusting the load voltage. The logic swings of then- and p-MOS ratioed inverters at a low supply voltage of 1 V are 80% and 96%, respectively. The output voltage level of the p-MOS ratioed inverter is close to rail-to-rail operation. The device also exhibits stable characteristics with goodfatigue properties. Our bendable SiNW ratioed inverters show promise asa candidate building block for future bendable electronics.
menu
Silicon nanowire ratioed inverters on bendable substrates
)
Abstract
In this study, we demonstrate the performance of silicon nanowire (SiNW)n-metal oxide semiconductor (MOS) and p-MOS ratioed inverters that are fabricated on bendable substrates. The electrical characteristics of the fabricateddevices can be controlled by adjusting the load voltage. The logic swings of then- and p-MOS ratioed inverters at a low supply voltage of 1 V are 80% and 96%, respectively. The output voltage level of the p-MOS ratioed inverter is close to rail-to-rail operation. The device also exhibits stable characteristics with goodfatigue properties. Our bendable SiNW ratioed inverters show promise asa candidate building block for future bendable electronics.
References(20)
Frank, D. J.; Dennard, R. H.; Nowak, E.; Solomon, P. M.; Taur, Y.; Wong, H. -S. P. Device scaling limits of Si MOSFETs and their application dependencies. Proc. IEEE 2001, 89, 259-288.
Taur, Y. CMOS design near the limit of scaling. IBM J. Res. Dev. 2002, 46, 213-222.
Horowitz, M, ; Alon, E.; Patil, D.; Naffziger, S.; Kumar, R.; Bernstein, K. Scaling, power, and the future of CMOS. In IEEE International Electron Devices Meeting, IEDM 2005, Washington, DC, USA, 2005, pp 7-15.
Cui, Y.; Zhong, Z. H.; Wang, D. L.; Wang, W. U.; Lieber, C. M. High performance silicon nanowire field effect transistors. Nano Lett. 2003, 3, 149-152.
Lu, W.; Xie, P.; Lieber, C. M. Nanowire transistor performance limits and applications. IEEE Trans. Electron Devices. 2008, 55, 2859-2876.
Goldberger, J.; Hochbaum, A. I.; Fan, R.; Yang, P. D. Silicon vertically integrated nanowire field effect transistors. Nano Lett. 2006, 6, 973-977.
Singh, N.; Agarwal, A.; Bera, L. K.; Liow, T. Y.; Yang, R.; Rustagi, S. C.; Tung, C. H.; Kumar, R.; Lo, G. Q.; Balasubramanian, N. et al. High-performance fully depleted silicon nanowire (diameter ≤ 5 nm) gate-all-around CMOS devices. IEEE Electron Device Lett. 2006, 27, 383-386.
Sheriff, D. A.; Wang, D. W.; Heath, J. R.; Kurtin, J. N. Complementary symmetry nanowire logic circuits: Experimental demonstrations and in silico optimizations. ACS Nano 2008, 2, 1789-1798.
Lee, M.; Jeon, Y.; Moon, T.; Kim, S. Top-down fabrication of fully CMOS-compatible silicon nanowire arrays and their integration into CMOS inverters on plastic. ACS Nano 2011, 5, 2629-2636.
Weste, N.; Harris, D. CMOS VLSI Design: A Circuits and Systems Perspective; 4th Ed. Addison-Wesley: Boston, 2010.
Kartschoke, P.; Rohrer, N. Techniques for reduced power and increased speed in dynamic and ratio logic circuits. In Proceedings of the 39th Midwest Symposium on Circuits and Systems, Ames, IA, USA, 1996, pp 175-178.
Verma, A.; Mehra, R. Design and analysis of conventional and ratioed CMOS logic circuit. IOSR-JVSP 2013, 2, 25-29.
An, Y. J.; Jung, D. H.; Ryu, K.; Yim, H. S.; Jung, S. O. All-digital on-chip process sensor using ratioed inverter-based ring oscillator. IEEE Trans. Very Large Scale Integr. VLSI Syst. 2016, 24, 3232-3242.
Lee, M.; Koo, J.; Chung, E. -A.; Jeong, D. -Y.; Lee, Y. -S.; Kim, S. Silicon nanowire-based tunneling field-effect transistors on flexible plastic substrates. Nanotechnology 2009, 20, 455201.
Lee, M.; Jeon, Y.; Kim, M.; Kim, S. Flexible semi-around gate silicon nanowire tunnel transistors with a sub-kT/q switch. J. Appl. Phys. 2015, 117, 224502.
Lee, M.; Jeon, Y.; Kim, S. Analysis of electrical parameters of p-channel silicon nanowire transistors with selectively thinned channels on plastics. Appl. Phys. Lett. 2012, 101, 093503.
Suo, Z.; Ma, E. Y.; Gleskova, H.; Wagner, S. Mechanics of rollable and foldable film-on-foil electronics. Appl. Phys. Lett. 1999, 74, 1177-1179.
Liu, X. L.; Lee, C.; Zhou, C. W.; Han, J. Carbon nanotube field-effect inverters. Appl. Phys. Lett. 2001, 79, 3329-3331.
Karmakar, S.; Chandy, J. A.; Gogna, M.; Jain, F. C. Fabrication and circuit modeling of NMOS inverter based on quantum dot gate field-effect transistors. J. Electron. Mater. 2012, 41, 2184-2192.
Lee, Y. T.; Raza, S. R. A.; Jeon, P. J.; Ha, R.; Choi, H. -J.; Im, S. Long single ZnO nanowire for logic and memory circuits: NOT, NAND, NOR gate, and SRAM. Nanoscale 2013, 5, 4181-4185.
Publication history
Copyright
Acknowledgements
This work was partly supported by the National Research Foundation of Korea (NRF) Grant funded by the Korean Government (MSIP) (Nos. NRF-2013R1-A2A1A03070750 and NRF-2015R1A2A1A15055437), by the Brain Korea 21 Plus Project in 2017, and Samsung Electronics.
FEEDBACK 
TOP