AI Chat Paper
Note: Please note that the following content is generated by AMiner AI. SciOpen does not take any responsibility related to this content.
{{lang === 'zh_CN' ? '文章概述' : 'Summary'}}
{{lang === 'en_US' ? '中' : 'Eng'}}
Chat more with AI
PDF (955.6 KB)
Collect
Submit Manuscript AI Chat Paper
Show Outline
Outline
Show full outline
Hide outline
Outline
Show full outline
Hide outline
Research Article | Open Access

Research on post-equalization technology of a visible light communication system based on improved LSTM model and FPGA

Ke Xiong1,2( )
Application Management Department, Digital and Intelligent Operation Center, Guangdong Power Grid Co., Ltd., Guangzhou 510000, China
School of Information Science and Technology, University of Science and Technology of China (USTC), Hefei 230026, China
Show Author Information

Abstract

In this study, I proposed a post-equalization method for high-speed visible light communication (VLC) systems using an improved long short-term memory (LSTM) model jointly optimized with a field-programmable gate array (FPGA) to address nonlinear distortion, multipath interference, and model deployment complexity. The LSTM structure was simplified by merging three gates into two and compressing the hidden state to 64 dimensions, while 8-bit fixed-point quantization reduced computational cost. The received signal was divided into a 32-point sliding buffer and aligned in zero phase for precise temporal-symbol matching. The computational graph was modularized into matrix operations, activation, and state update stages, each implemented as dedicated FPGA modules in a three-stage pipeline on an Artix-7 platform. Through loop unrolling and resource sharing, the design achieved a 16-cycle inference latency at 100 MHz with minimal logic utilization. Experimental results demonstrated superior performance, with symbol error rate (SER) ≤ 0.0031 and normalized mean square error (NMSE) ≤ 0.0115 across LED drive currents. Under 8-PAM modulation, total harmonic distortion (THD) and error vector magnitude (EVM) were maintained at 3.45% and 4.32%, respectively, showing enhanced nonlinear tolerance and equalization stability. As the multipath delay spread increased from 5 ns to 25 ns, the average intersymbol interference ratio (ISI-Ratio) improved from 20.7 dB to 28.4 dB, and the dynamic timing error (DTE) remained within 1.82 × 10-3–3.14 × 10-3. The lookup table (LUT) usage was kept within 78.2% ± 0.9%, and the inference latency was (0.160 ms ± 0.003 ms). These results indicated that the proposed method effectively mitigates multipath effects and achieves an optimal trade-off between algorithmic compactness and hardware efficiency, providing a closed-loop optimization pathway for intelligent equalization in resource-constrained optical communication systems.

CLC number: 68T07, 94A12

References

【1】
【1】
 
 
AIMS Mathematics
Pages 4220-4242

{{item.num}}

Comments on this article

Go to comment

< Back to all reports

Review Status: {{reviewData.commendedNum}} Commended , {{reviewData.revisionRequiredNum}} Revision Required , {{reviewData.notCommendedNum}} Not Commended Under Peer Review

Review Comment

Close
Close
Cite this article:
Xiong K. Research on post-equalization technology of a visible light communication system based on improved LSTM model and FPGA. AIMS Mathematics, 2026, 11(2): 4220-4242. https://doi.org/10.3934/math.2026169

285

Views

3

Downloads

1

Crossref

1

Web of Science

0

Scopus

Received: 27 October 2025
Revised: 16 January 2026
Accepted: 22 January 2026
Published: 10 February 2026
©2026 the Author(s), licensee AIMS Press.

This is an open access article distributed under the terms of the Creative Commons Attribution License (https://creativecommons.org/licenses/by/4.0)