References(21)
[1]
J. P. Hurrell, D. C. Pridmore-Brown, and A. H. Silver, Analog-to-digital conversion with unlatched squid’s, IEEE Trans. Electron Dev., vol. 27, no. 10, pp. 1887-1896, 1980.
[2]
M. Hovin, A. Olsen, T. S. Lande, and C. Toumazou, Delta-sigma modulators using frequency-modulated intermediate values, IEEE J. Solid-State Circ., vol. 32, no. 1, pp. 13-22, 1997.
[3]
M. Z. Straayer and M. H. Perrott, A 12-bit, 10-MHz bandwidth, continuous-time ΣΔ ADC with a 5-bit, 950-MS/s VCO-based quantizer, IEEE J. Solid-State Circ., vol. 43, no. 4, pp. 805-814, 2008.
[4]
G. Taylor and I. Galton, A mostly-digital variable-rate continuous-time delta-sigma modulator ADC, IEEE J. Solid-State Circ., vol. 45, no. 12, pp. 2634-2646, 2010.
[5]
J. Kim, T. K. Jang, Y. G. Yoon, and S. Cho, Analysis and design of voltage-controlled oscillator based analog-to-digital converter, IEEE Trans. Circ. Syst. I Regul Pap, vol. 57, no. 1, pp. 18-30, 2010.
[6]
J. Daniels, W. Dehaene, M. Steyaert, and A. Wiesbauer, A 0.02mm2 65nm CMOS 30MHz BW all-digital differential VCO-based ADC with 64dB SNDR, in Proc. of 2010 Symp. VLSI Circuits, Honolulu, HI, USA, 2010, pp. 155-156.
[7]
G. Taylor and I. Galton, A reconfigurable mostly-digital delta-sigma ADC with a worst-case FoM of 160 dB, IEEE J. Solid-State Circ., vol. 48, no. 4, pp. 983-995, 2013.
[8]
S. Rao, K. Reddy, B. Young, and P. K. Hanumolu, A deterministic digital background calibration technique for VCO-based ADCs, IEEE J. Solid-State Circ., vol. 49, no. 4, pp. 950-960, 2014.
[9]
A. Babaie-Fishani and P. Rombouts, Highly linear VCO for use in VCO-ADCs, Electron. Lett., vol. 52, no. 4, pp. 268-269, 2016.
[10]
M. Park and M. H. Perrott, A 78 dB SNDR 87 mW 20 MHz bandwidth continuous-time ΔΣ ADC with VCO-based integrator and quantizer implemented in 0.13 μm CMOS, IEEE J. Solid-State Circ., vol. 44, no. 12, pp. 3344-3358, 2009.
[11]
K. Lee, Y. Yoon, and N. Sun, A scaling-friendly low-power small-area ΔΣ ADC with VCO-based integrator and intrinsic mismatch shaping capability, IEEE J. Emerg. Sel. Top. Circ. Syst., vol. 5, no. 4, pp. 561-573, 2015.
[12]
S. L. Li, A. Mukherjee, and N. Sun, A 174.3-dB FoM VCO-based CT ΔΣ modulator with a fully-digital phase extended quantizer and tri-level resistor DAC in 130-nm CMOS, IEEE J. Solid-State Circ., vol. 52, no. 7, pp. 1940-1952, 2017.
[13]
W. D. Zhao, S. L. Li, B. Y. Xu, X. X. Yang, X. Y. Tang, L. X. Shen, N. S. Lu, D. Z. Pan, and N. Sun, A 0.025-mm 20.8-V 78.5-dB SNDR VCO-based sensor readout circuit in a hybrid PLL-ΔΣ M structure, IEEE J. Solid-State Circ., vol. 55, no. 3, pp. 666-679, 2020.
[14]
A. Mukherjee, M. Gandara, B. Y. Xu, S. L. Li, L. X. Shen, X. Y. Tang, D. Pan, and N. Sun, A 1-GS/s 20 MHz-BW capacitive-input continuous-time ΔΣ ADC using a novel parasitic pole-mitigated fully differential VCO, IEEE Solid- State Circ. Lett., vol. 2, no. 1, pp. 1-4, 2019.
[15]
X. P. Xing and G. G. E. Gielen, A 42 fJ/Step-FoM two-step VCO-based ΔΣ ADC in 40 nm CMOS, IEEE J. Solid-State Circ., vol. 50, no. 3, pp. 714-723, 2015.
[16]
F. Cardes, E. Gutierrez, A. Quintero, C. Buffa, A. Wiesbauer, and L. Hernandez, 0.04-mm2 103-dB-A dynamic range second-order VCO-based audio ΣΔ ADC in 0. 13-μm CMOS, IEEE J. Solid-State Circ., vol. 53, no. 6, pp. 1731-1742, 2018.
[17]
Y. Zhong, S. L. Li, X. Y. Tang, L. X. Shen, W. D. Zhao, S. L. Wu, and N. Sun, A second-order purely VCO-based CT ΔΣ ADC using a modified DPLL structure in 40-nm CMOS, IEEE J. Solid-State Circ., vol. 55, no. 2, pp. 356-368, 2020.
[18]
A. Jayaraj, M. Danesh, S. T. Chandrasekaran, and A. Sanyal, Highly digital second-order ΔΣ VCO ADC, IEEE Trans. Circ. Syst. I Regul. Pap., vol. 66, no. 7, pp. 2415-2425, 2019.
[19]
A. Babaie-Fishani and P. Rombouts, A mostly digital VCO-based CT-SDM with third-order noise shaping, IEEE J. Solid-State Circ., vol. 52, no. 8, pp. 2141-2153, 2017.
[20]
S. Li, D. Z. Pan, and N. Sun, An OTA-less second-order VCO-based CT ΔΣ modulator using an inherent passive integrator and capacitive feedback, IEEE Journal of Solid-State Circuits, vol. 55, no. 5, pp. 1337-1350, 2020.
[21]
H. Maghami, P. Payandehnia, H. Mirzaie, R. Zanbaghi, H. Zareie, J. Goins, S. Dey, K. Mayaram, and T. S. Fiez, A highly linear OTA-Less 1-1 MASH VCO-based ΔΣ ADC with an efficient phase quantization noise extraction technique, IEEE J. Solid-State Circ., vol. 55, no. 3, pp. 706-718, 2020.