AI Chat Paper
Note: Please note that the following content is generated by AMiner AI. SciOpen does not take any responsibility related to this content.
{{lang === 'zh_CN' ? '文章概述' : 'Summary'}}
{{lang === 'en_US' ? '中' : 'Eng'}}
Chat more with AI
PDF (13.9 MB)
Collect
Submit Manuscript AI Chat Paper
Show Outline
Outline
Show full outline
Hide outline
Outline
Show full outline
Hide outline
Research Article | Open Access

Low-power consumption anisotropic CMOS inverters based on n-ReS2 and p-WSe2

Ting Fu1Shuai Liu1Baoxin Niu2Wanfu Shen2Chunguang Hu2Ruixuan Peng3Kai Liu3Chengbao Jiang1Shengxue Yang1( )
School of Materials Science and Engineering, Beihang University, Beijing 102206, China
State Key Laboratory of Precision Measuring Technology and Instruments, Tianjin University, Tianjin 300072, China
School of Materials Science and Engineering, Tsinghua University, Beijing 100084, China
Show Author Information

Abstract

The surge in data volume and algorithmic complexity necessitates the development of highly integrated, low-power, and high-performance electronic components. Conventional complementary metal-oxide-semiconductor (CMOS) inverters, which rely solely on isotropic two-dimensional materials, encounter limitations due to their single voltage output, thereby impeding the miniaturization of integrated circuits. In this study, we introduce anisotropic CMOS inverters based on n-ReS2 and p-WSe2, which demonstrate distinct voltage transfer characteristics across various crystalline orientations. These inverters exhibit the lowest voltage gain along the a-axis of ReS2 flakes, whereas they possess the highest voltage gain and the lowest static power consumption along the b-axis. By optimizing the gate dielectric on substrates, the inverter achieves an enhanced voltage gain of 30.8 and an ultra-low power consumption of 5.4 pW along the b-axis direction, when fabricated on a 35 nm Al2O3 substrate deposited via atomic layer deposition (ALD) method. Additionally, it captures a clear dynamic switching behavior at a supply voltage of 3 V under a 20 Hz square wave input signal. This study proposes a potential approach to circuit miniaturization by leveraging anisotropic two-dimensional materials for the integration of diverse voltage transfer characteristics within a single logic device, thereby achieving a combination of low power consumption and high-density integration.

Graphical Abstract

We report anisotropic complementary metal-oxide-semiconductor (CMOS) inverters based on anisotropic n-ReS2 and isotropic p-WSe2. The inverters realize the integration of different voltage transfer characteristics within a single device, combining the benefits of low-power consumption with the potential for high-density integration.

Electronic Supplementary Material

Download File(s)
7231_ESM.pdf (894 KB)

References

【1】
【1】
 
 
Nano Research
Article number: 94907231

{{item.num}}

Comments on this article

Go to comment

< Back to all reports

Review Status: {{reviewData.commendedNum}} Commended , {{reviewData.revisionRequiredNum}} Revision Required , {{reviewData.notCommendedNum}} Not Commended Under Peer Review

Review Comment

Close
Close
Cite this article:
Fu T, Liu S, Niu B, et al. Low-power consumption anisotropic CMOS inverters based on n-ReS2 and p-WSe2. Nano Research, 2025, 18(3): 94907231. https://doi.org/10.26599/NR.2025.94907231
Topics:

2973

Views

289

Downloads

2

Crossref

3

Web of Science

2

Scopus

0

CSCD

Received: 06 December 2024
Revised: 23 December 2024
Accepted: 01 January 2025
Published: 05 March 2025
© The Author(s) 2025. Published by Tsinghua University Press.

This is an open access article under the terms of the Creative Commons Attribution 4.0 International License (CC BY 4.0, https://creativecommons.org/licenses/by/4.0/).