AI Chat Paper
Note: Please note that the following content is generated by AMiner AI. SciOpen does not take any responsibility related to this content.
{{lang === 'zh_CN' ? '文章概述' : 'Summary'}}
{{lang === 'en_US' ? '中' : 'Eng'}}
Chat more with AI
PDF (366.1 KB)
Collect
Submit Manuscript AI Chat Paper
Show Outline
Outline
Show full outline
Hide outline
Outline
Show full outline
Hide outline

Reverse Programmed SONOS Memory Technique for 0.18 μm Embedded Utilization

Liyang PAN( )Lei SUNDong WUJohn CHENJun XUJun ZHU
Institute of Microelectronics, Tsinghua University, Beijing 100084, China
Semiconductor Manufacture International Corporation, Shanghai 201203, China
Show Author Information

Abstract

A 4 Mb embedded silicon-oxide-nitride-oxide-silicon (SONOS) memory was developed with a 0.18 µm CMOS logic compatible technology. A reverse programming array architecture was proposed to reduce the chip area, enhance the operating window, and increase the read speed. The charge distribution was analyzed to optimize the programming and erase conditions considering both the operating speed and the endurance performance. The final test chip has a good endurance of 105 cycles and a data retention time of at least 10 years.

References

【1】
【1】
 
 
Tsinghua Science and Technology
Pages 741-746

{{item.num}}

Comments on this article

Go to comment

< Back to all reports

Review Status: {{reviewData.commendedNum}} Commended , {{reviewData.revisionRequiredNum}} Revision Required , {{reviewData.notCommendedNum}} Not Commended Under Peer Review

Review Comment

Close
Close
Cite this article:
PAN L, SUN L, WU D, et al. Reverse Programmed SONOS Memory Technique for 0.18 μm Embedded Utilization. Tsinghua Science and Technology, 2007, 12(6): 741-746. https://doi.org/10.1016/S1007-0214(07)70183-9

8

Views

0

Downloads

0

Crossref

N/A

Web of Science

0

Scopus

0

CSCD

Received: 05 March 2007
Revised: 29 June 2007
Published: 01 December 2007
© Tsinghua University Press 2007