AI Chat Paper
Note: Please note that the following content is generated by AMiner AI. SciOpen does not take any responsibility related to this content.
{{lang === 'zh_CN' ? '文章概述' : 'Summary'}}
{{lang === 'en_US' ? '中' : 'Eng'}}
Chat more with AI
Article Link
Collect
Submit Manuscript
Show Outline
Outline
Show full outline
Hide outline
Outline
Show full outline
Hide outline
Research Article

Speeding up carbon nanotube integrated circuits through threedimensional architecture

Yunong Xie1,2Zhiyong Zhang1 ( )Donglai Zhong1Lianmao Peng1,2( )
Key Laboratory for the Physics and Chemistry of Nanodevices and Department of Electronics,Peking University,Beijing,100871,China;
Academy for Advanced Interdisciplinary Studies,Peking University,Beijing,100871,China;
Show Author Information

Abstract

Semiconducting carbon nanotube (CNT) field effect transistor (FET) is attractive for constructing three-dimensional (3D) integrated circuits (ICs) because of its low-temperature processes and low power dissipation. However, CNT based 3D ICs reported usually suffered from lower performance than that of monolayer CNT ICs. In this work, we develop a 3D IC technology through integrating multi-layer high performance CNT film FETs into one chip, and show that it promotes the operation speed of CNT based 3D ICs considerably. We also explore the advantage on ICs of 3D architecture, which brings 38% improvement on speed over two-dimensional (2D) one. Specially, we demonstrate the fabrication of 3D five-stage ring-oscillator circuits with an oscillation frequency of up to 680 MHz and stage delay of 0.15 ns, which represents the highest speed of 3D CNT-based ICs.

Graphical Abstract

Electronic Supplementary Material

Download File(s)
12274_2019_2436_MOESM1_ESM.pdf (1.6 MB)

References

【1】
【1】
 
 
Nano Research
Pages 1810-1816

{{item.num}}

Comments on this article

Go to comment

< Back to all reports

Review Status: {{reviewData.commendedNum}} Commended , {{reviewData.revisionRequiredNum}} Revision Required , {{reviewData.notCommendedNum}} Not Commended Under Peer Review

Review Comment

Close
Close
Cite this article:
Xie Y, Zhang Z, Zhong D, et al. Speeding up carbon nanotube integrated circuits through threedimensional architecture. Nano Research, 2019, 12(8): 1810-1816. https://doi.org/10.1007/s12274-019-2436-2
Topics:

1610

Views

29

Crossref

N/A

Web of Science

32

Scopus

7

CSCD

Received: 24 April 2019
Revised: 14 May 2019
Accepted: 15 May 2019
Published: 13 June 2019
© Tsinghua University Press and Springer-Verlag GmbH Germany, part of Springer Nature 2019