

High-performance carbon nanotube thin-film transistors via atomic layer etching-assisted, resist-contamination-free fabrication

Ting Luo^{1,2,§}, Shaokai Wei^{1,§}, Zilun Yin^{1,2,§}, Zhilan Li^{1,2}, Changchang Zhang^{1,2}, Kunlong Chang^{1,2}, Lu Gan^{1,2}, Chao Wu², Yinghua He², Bingyu He², Lian-Mao Peng^{1,2,3}, Ying Wang⁴, Jiahao Kang^{1,2,3}, Xuelei Liang^{1,2,3}, Lan Bai^{1,2,3} , and Yu Cao^{1,2,3} 

¹ Institute of Advanced Functional Materials and Devices, Shanxi University, Taiyuan 030006, China

² Institute for Carbon-Based Thin Film Electronics, Peking University, Shanxi (ICTFE-PKU), Taiyuan 030012, China

³ Center for Carbon-Based Electronics, School of Electronics, Key Laboratory for the Physics and Chemistry of Nanodevices, Peking University, Beijing 100871, China

⁴ Key Laboratory of Luminescence & Optical Information Ministry of Education, School of Physical Science and Engineering, Beijing Jiaotong University, Beijing 100044, China

[§] Ting Luo, Shaokai Wei, and Zilun Yin contributed equally to this work.


 Cite this article: Nano Research, 2026, 19, 94908425. <https://doi.org/10.26599/NR.2026.94908425>

ABSTRACT: Carbon nanotubes (CNTs) offer exceptional electronic properties, making them promising candidates for high-performance thin-film transistor (TFT) applications. However, conventional fabrication exposes CNT surfaces to resists, leaving persistent residues that degrade dielectric and contact interfaces, resulting in reduced on-state current, lower mobility, poor subthreshold swing, and device nonuniformity. Existing approaches, including ultraviolet-ozone treatment, wet etching, or sacrificial layers, partially mitigate contamination but cannot fully eliminate residues and often limit device scaling. Here, we introduce a fabrication process for top-gate CNT TFTs that achieves resist-contamination-free interfaces using atomic layer etching (ALE) technology. A Y_2O_3 sacrificial layer defines the active region, enabling high-quality atomic layer deposition of the gate dielectric. Selective ALE precisely etches the dielectric above source/drain regions, with Ar plasma power tuned to minimize damage to underlying CNTs, yielding excellent metal contacts. CNT TFTs fabricated with this approach demonstrate a maximum on-state current of $27.1 \mu\text{A}/\mu\text{m}$ and peak mobility of $141 \text{ cm}^2/(\text{V}\cdot\text{s})$ at a channel length of $2 \mu\text{m}$, and also exhibit excellent performance uniformity, low contact resistance, and low interface trap density. These devices surpass other CNT, low-temperature polycrystalline silicon (LTPS), indium-gallium-zinc-oxide (IGZO), and transition metal dichalcogenide (TMDC) TFTs in performance, scalability, and process simplicity. This work provides a scalable pathway towards high-performance CNT TFTs and also suggests potential for miniaturized transistors, as ALE's vertical, highly directional etch preserves lateral dimensions.

KEYWORDS: carbon nanotubes, thin-film transistors, atomic layer etching, sacrificial layer, resist-contamination-free

1 Introduction

Carbon nanotubes (CNTs), owing to their unique one-dimensional



tubular structure, exhibit outstanding electronic properties, including high carrier mobility, excellent gate control efficiency, large current-carrying capability, and low intrinsic capacitance [1–4]. Thin-film transistors (TFTs) using CNT network films as the channel are compatible with large-area fabrication and both rigid and flexible substrates, making them promising candidates for various applications [5, 6]. Prototype demonstrations, including CNT-TFT-driven organic light-emitting diodes (OLEDs) [7, 8], mini- and micro-LEDs (μLEDs) [9–11], flexible and printed circuits [12–15], and sensors [16–18], have already been realized. Despite

Received: November 21, 2025; Revised: December 19, 2025

Accepted: January 9, 2026

 Address correspondence to Lan Bai, bailan@pku.edu.cn; Yu Cao, yu_cao@pku.edu.cn

these advances, key performance metrics such as on-state current (I_{on}) and mobility (μ) still lag behind or only marginally surpass those of commercially-available low-temperature polycrystalline silicon (LTPS) or metal oxide (e.g., indium-gallium-zinc-oxide (IGZO)) TFTs, limiting their practical adoption.

The performance of CNT transistors is primarily governed by the quality of the dielectric and contact interfaces [3, 4, 19, 20]. In conventional fabrication, resist is typically used to protect CNTs within the active region. Plasma etching is then applied to remove CNTs outside this area, followed by resist stripping and cleaning. Source/drain (S/D) contacts are subsequently defined by spin-coating resist across the wafer, patterning by exposure and development, and performing metal evaporation and lift-off. During these two critical processes, the CNT film, covering both channel and contact regions, comes into contact with resist at least twice. Because of strong interactions between CNTs and resist materials, common solvents such as acetone or N-methyl-2-pyrrolidone (NMP) cannot fully remove resist residues, leaving persistent contamination on CNT surfaces [21, 22]. Resist residues in the channel region introduce a high interface trap density (D_{it}) and additional scattering centers, which interface with atomic layer deposition (ALD) of the gate dielectric and degrade device performance. These effects manifest as increased subthreshold swing (SS), pronounced hysteresis, reduced on/off ratio ($I_{\text{on}}/I_{\text{off}}$), and lowered mobility. In severe cases, the dielectric leakage or complete device failure can occur. Resist residues in the contact region form a non-conductive interfacial layer between the CNTs and metal electrodes, increasing the tunneling barrier and contact resistance (R_c) [23]. Moreover, oxidative functional groups within resist residues can oxidize low-work-function metals used for n-type CNT transistors, leading to the device degradation or failure [3, 24]. Collectively, the resist contamination in both channel and contact regions introduces non-uniformities in CNT films, resulting in significant device-to-device, die-to-die, and wafer-to-wafer variability, a major obstacle to large-scale integration. Several strategies have been explored to mitigate these issues. Huang et al. employed a ultraviolet-ozone (UVO) treatment to reduce resist residues, resulting in moderate improvements in I_{on} and μ while preserving CNT morphology [25]. Performance enhancements were nevertheless limited to $\sim 15\%$, likely because the channels still contacted resist during fabrication. Tian et al. utilized wet-etched $\text{Y}_2\text{O}_3/\text{Al}$ or $\text{Al}_2\text{O}_3/\text{Al}$ gate stacks and Cu or Co contacts to form CNT TFTs [26]. Due to the inherent lateral etch associated with wet processing, relatively large gate-to-contact spacing was required, leaving CNTs in these regions exposed to resist during lithography. In addition, challenges in achieving good wettability between Cu/Co and CNTs made it difficult to form high-quality contacts. Zhang et al. introduced a germanium (Ge) sacrificial layer to shield CNTs from resist exposure, enabling reduced R_c after selective Ge wet-etching [27]. However, CNTs still experienced the resist contact during active-area definition, and overall performance remained comparable to leading lift-off-based CNT transistors [4, 28]. Li et al. employed an Al protective layer and wet etching to realize resist-free contacts, and reported modest improvements in SS and mobility [29]. In summary, no existing fabrication approach has fully eliminated resist contamination across both channel and contact regions while maintaining compatibility with device scaling, representing a key bottleneck to achieving high-performance CNT transistor technologies.

This work presents a fabrication process for CNT TFTs based on

atomic layer etching (ALE) that completely eliminates resist-induced contaminations to CNTs. The process employs a Y_2O_3 sacrificial layer to define the CNT active region, providing a pristine interface for ALD of the gate dielectric. Concurrently, ALE is used to selectively remove the gate dielectric layer above the S/D regions. By precisely tuning the Ar plasma energy, the process minimizes damage to the underlying CNTs and enables the formation of high-quality metal-CNT contacts. CNT TFTs fabricated using this approach demonstrate a maximum I_{on} of $27.1 \mu\text{A}/\mu\text{m}$ and a peak μ of $141 \text{ cm}^2/(\text{V}\cdot\text{s})$ at a channel length (L_{ch}) of $2 \mu\text{m}$, along with excellent performance uniformity, low D_{it} , and low R_c . These devices outperform previously reported CNT, LTPS, IGZO, and transition metal dichalcogenide (TMDC) TFTs with comparable device dimensions. This work provides a scalable route toward high-performance CNT TFTs and also offers key insights for CNT transistor scaling at advanced technology nodes.

2 Results and discussion

2.1 ALE-assisted, resist-contamination-free fabrication of CNT TFTs

Figure 1(a) illustrates the ALE-assisted fabrication process for CNT TFTs, which completely avoids the resist contamination of the CNTs. A CNT network film is first deposited on a substrate with alignment markers. A yttrium (Y) layer is then deposited and fully oxidized to Y_2O_3 , serving as a sacrificial layer that defines the active region. Standard photolithography is performed on the Y_2O_3 , where the protected area corresponds to the intended active region. The unprotected Y_2O_3 is selectively removed in diluted hydrochloric acid (HCl), followed by oxygen (O_2) plasma etching to eliminate exposed CNTs outside the active area. After resist stripping, the remaining Y_2O_3 above the active region is removed by diluted HCl, yielding exceptionally clean CNTs (Figs. 1(d) and 1(g)). The Y_2O_3 sacrificial layer not only prevents CNT-resist contact but also partially removes polymer wrappers introduced during semiconducting CNT sorting, producing pristine CNT surfaces that are crucial for subsequent dielectric deposition [22, 30]. The lateral undercut of Y_2O_3 inherent to HCl wet etching is acceptable because the active region includes both the channel and contacts with relatively large dimensions. For future device scaling, dry-etching approaches such as ion beam etching (IBE) or reactive ion etching (RIE) could be used to minimize lateral loss. Subsequently, the gate dielectric layer is deposited by ALD. Because CNTs have never been exposed to resist, their clean surfaces enable uniform and high-quality dielectric growth with low D_{it} . A high-temperature post-deposition anneal (PDA) can be further applied to optimize interface quality, because no metal contacts are yet present. Next, the gate electrode is formed by standard photolithography, electron-beam evaporation (EBE), and lift-off. A subsequent lithography step defines the S/D regions, after which ALE is employed to selectively remove the exposed dielectric with minimal damage to the underlying CNTs. Finally, S/D metals are deposited by EBE and patterned by lift-off to form contacts. Compared with conventional S/D patterning where CNTs directly contact resist, this approach yields a much cleaner CNT-metal interface and substantially reduce R_c . In addition, because ALE is inherently vertical and does not induce lateral etch, it minimizes ungated access regions between the gate and S/D, supporting the device scaling. Overall, the process prevents CNTs from contacting resist at any stage and ensures high-




Figure 1 ALE-assisted, resist-contamination-free fabrication of CNT TFTs. (a) ALE-assisted process for fabricating CNT TFTs with no resist contamination to CNTs. Representative AFM images of (b) the “raw CNT”, (c) “CNT-PR”, and (d) “CNT-Y₂O₃”. (e) Statistics of diameters corresponding to CNTs in (b)–(d). (f) Raman spectra of CNTs in (b)–(d) measured using 532 nm laser. The intensities are normalized to Si peak at 520 cm⁻¹. (g) Representative SEM image of CNT network film after active region definition using the Y₂O₃ sacrificial layer process.

quality CNT–dielectric and CNT–metal interfaces while remaining compatible with further scaling of CNT transistors.

Figure 1(b)–1(d) show representative atomic force microscopy (AFM) images of the as-deposited and annealed CNT network film (“raw CNT”), “raw CNT” after photolithograph process (“CNT-PR”), and “raw CNT” after Y₂O₃ coating and removal (“CNT-Y₂O₃”), respectively. CNT network films with a density of

~ 10 tubes/ μ m were used for the AFM characterizations to accurately measure their diameters. The corresponding CNT diameter statistics are summarized in Fig. 1(e). The “raw CNT” sample exhibits an average diameter of 2.49 ± 0.52 nm and a root-mean-square roughness (R_q) of 0.67 nm. In contrast, CNTs in the “CNT-PR” sample exhibit pronounced thickening due to resist residues, with the average diameter increasing to 3.63 ± 0.69 nm

and R_q to 1.14 nm. Meanwhile, CNTs in the “CNT- Y_2O_3 ” sample retain sharp AFM features, with an average diameter of 2.59 ± 0.56 nm and R_q of 0.71 nm, both statistically indistinguishable from those of the “raw CNT” sample. Figure 1(f) displays the Raman spectra of the corresponding CNT network films, with enlarged spectral details shown in Fig. S1 in the Electronic Supplementary Material (ESM). The “CNT-PR” sample shows a noticeable decrease in the G-peak to D-peak ratio (G/D ratio), indicating the degradation of the sp^2 electronic structure of CNTs. In contrast, the “CNT- Y_2O_3 ” sample exhibits an increase in G/D ratio, consistent with reports that Y_2O_3 can partially remove polymer wrappers and improve CNT quality [22, 30]. Figure 1(g) shows a representative scanning electron microscopy (SEM) image of CNT network films with a density of ~ 24 tubes/ μm after active region definition using the Y_2O_3 sacrificial layer process, revealing uniformly distributed CNTs with sharp surface morphology. These results confirm that employing Y_2O_3 sacrificial layer effectively preserves CNT structure and uniformity while improving the surface cleanliness.

2.2 Low-damage ALE for CNTs

ALE is an emerging high-precision etching technique in the semiconductor industry. Its ability to achieve atomic-scale precision is particularly important for integrated circuit (IC) fabrication at advanced technology nodes. Compared with conventional dry-etching techniques such as IBE or RIE, ALE proceeds through self-limiting cyclic reactions that remove material in a layer-by-layer

manner, offering superior process controllability and etching selectivity [31–33]. Figure 2(a) illustrates the ALE process used to selectively remove the hafnium oxide (HfO_2) gate dielectric above the S/D regions of CNT TFTs. In the first step, the reactive precursor boron trichloride (BCl_3) is introduced and chemisorbs on the HfO_2 surface, converting the top atomic layers into a chlorinated layer that can be subsequently removed. After an Ar purge removes unreacted BCl_3 , Ar plasma with carefully tuned ion energy is applied to physically desorb (“bombard”) the modified surface layer. Due to the highly directional ion bombardment, lateral etching is strongly suppressed, resulting in vertical sidewall profiles desirable for device scaling. Furthermore, precise ion energy control ensures that only the reacted surface layer is removed, minimizing disturbance to the underlying HfO_2 lattice. Finally, Ar purge removes etch byproducts and completes a single ALE cycle. By repeating these steps, HfO_2 can be etched with atomic-scale precision, and the total number of cycles can be adjusted according to the target thickness. Figure S2 in the ESM shows the etch rates of HfO_2 under various substrate bias voltages, corresponding to different ion energies. The process exhibits the self-limiting characteristics of ALE, with a constant thickness of HfO_2 removed per cycle at a given bias voltage. Moreover, the etch rate increases with increasing bias voltage, which is attributed to enhanced physical ion bombardment from the Ar plasma. Importantly, for the final ALE cycles near the CNT interface, precise tuning of Ar plasma energy is required to fully remove HfO_2 while minimizing




Figure 2 Low-damage ALE for CNTs. (a) Schematic illustration of layer-by-layer ALE removal of the HfO_2 dielectric above the CNT S/D regions. SEM images of CNT network films after identical ALE cycles performed under (b) high (–45 V), (c) medium (–15 V), and (d) low (–10 V) substrate bias voltages. ((e)–(g)) Corresponding AFM images of the samples in (b)–(d).

damage to the CNTs, a key challenge when processing low-dimensional materials that consist of only a few atomic layers (e.g., MoS₂) or even a single atomic layer (e.g., CNTs) [34–36].

Key ALE parameters include the BCl₃ reaction time and gas flow, the Ar plasma bombardment energy and duration, and the total number of etching cycles. Among these, Ar plasma energy is the most critical for fully removing the HfO₂ dielectric while minimizing CNT damage, and is precisely controlled by the substrate bias voltage. Figures 2(b)–2(d) and 2(e)–2(g) show the SEM and AFM images of CNT network films subject to identical ALE cycles under high (–45 V), medium (–15 V), and low (–10 V) substrate bias voltages. Under high bias voltage (–45 V), the CNT network suffers severe damage, with the density reduced from ~ 24 to 17.0 tubes/μm and pronounced non-uniformity. Under low bias voltage (–10 V), the CNT density and uniformity are preserved, but residual HfO₂ particles remain on the surface. At medium bias voltage (–15 V), no visible HfO₂ residue is observed, and the CNT density and uniformity are well maintained. The complete removal of HfO₂ is further confirmed by chemical analysis of the cross-section of a contact structure using transmission electron microscopy (TEM) combined with energy dispersive X-ray spectroscopy (EDS), as shown in Fig. S3 in the ESM. No Hf signal is detected, confirming the complete removal of HfO₂ within the detection limits of EDS (~ 100 ppm). We further evaluated plasma-induced damage to CNTs by directly subjecting the CNTs (without any HfO₂ overlayer) to two cycles of ALE under substrate bias voltages ranging from –10 to –15 V. Raman spectra (Fig. S4 in the ESM) show that the G/D ratio remains a similar level for substrate bias voltages between –10 and –12 V, and decreases slightly for bias voltages of –13 to –15 V, suggesting only a marginal increase in CNT damage at higher bias voltages. Overall,

the degree of damage remains comparable across the investigated bias range. Considering the need for complete removal of HfO₂ to achieve good electrical contacts, a substrate bias voltage of –15 V was selected as the optimal condition. These results indicate that the medium-energy Ar plasma enables complete HfO₂ removal while suppressing CNT structural damage. Although lowering plasma energy mitigates the CNT damage, it slows the HfO₂ etch rate and may even destabilize the plasma. Therefore, a combined strategy of high-energy pre-etch followed by medium-energy fine etch is adopted: Most of the HfO₂ is rapidly removed using high-energy plasma, and the remaining dielectric near the CNT interface is cleared using medium-energy plasma. Because medium-energy plasmas still contain a fraction of high-energy species that can damage CNTs, the number of ALE over-etch cycles near the CNT interface must be carefully controlled to balance complete HfO₂ removal with the preservation of CNT structural integrity (Fig. S5 in the ESM for details).

2.3 Characterizations of CNT TFTs fabricated via ALE-assisted, resist-contamination-free processing

CNT TFTs with various L_{ch} were fabricated following the process flow in Fig. 1(a), with detailed procedures provided in Section 4. Figures 3(a) and 3(b) show optical microscope and SEM images of a representative device with a nominal L_{ch} of 2 μm. Due to lithographic and alignment limitations, the actual L_{ch} is ~ 1.8 μm, and ~ 200 nm of access regions are present between the gate and S/D electrodes on each side. Importantly, CNTs in the access regions also remain free of resist exposure. These non-active access regions can significantly affect the performance of CNT TFTs. The lengths of these regions can be reduced by integrating spacers, whose thickness corresponds to the access region length and can be




Figure 3 Characterizations of CNT TFTs fabricated via ALE-assisted, resist-contamination-free processing. (a) Optical microscope and (b) SEM image of a representative CNT TFT with a nominal L_{ch} of approximately 2 μm. Electrical characteristics of the device in (a) and (b): (c) output characteristics, (d) transfer characteristics in log and (e) linear scales, and (f) transconductance as a function of V_{gs} .

precisely controlled using plasma-enhanced chemical vapor deposition (PECVD), thereby alleviating the requirements for photolithographic alignment. Additionally, the incorporation of spacers enables the extension doping and self-aligned source and drain patterning, further enhancing the overall performance of CNT TFTs [37, 38]. Figures 3(c)–3(f) summarize the electrical characteristics of the device in Figs. 3(a) and 3(b), including output characteristics (Fig. 3(c)), transfer characteristics in log (Fig. 3(d)) and linear (Fig. 3(e)) scales, and transconductance (g_m) as a function of gate-to-source voltage (V_{gs} , Fig. 3(f)). The CNT TFT exhibits typical p-type behavior with ohmic contacts and clear current saturation. At a drain-to-source voltage (V_{ds}) of -2.1 V, it delivers I_{on} of $26.7 \mu\text{A}/\mu\text{m}$, g_m of $21.5 \mu\text{S}/\mu\text{m}$, and I_{on}/I_{off} of 7×10^3 . In addition, the device shows a low SS of $180 \text{ mV}/\text{dec}$, high μ of $115 \text{ cm}^2/(\text{V}\cdot\text{s})$, low drain-induced barrier lowering (DIBL) of $0.24 \text{ V}/\text{V}$, and small hysteresis (Fig. S6 in the ESM). Parameter extraction methods are described in the ESM. Figure S6 in the ESM also presents the transfer and output characteristics of representative CNT TFTs with L_{ch} of 3 and $5 \mu\text{m}$, which similarly

exhibit excellent electrical performance. Overall, these results highlight the effectiveness of the ALE-assisted, resist-contamination-free process in enabling high performance CNT TFTs.

CNT TFTs fabricated using the ALE-assisted and resist-contamination-free process also exhibit excellent performance uniformity. Figures 4(a)–4(c) show the transfer characteristics of devices with L_{ch} of 2 (40 devices), 3 (18 devices), and $5 \mu\text{m}$ (24 devices) measured at V_{ds} of -0.1 and -2.1 V. Figures 4(d)–4(i) summarize statistics of key device parameters, including I_{on} (Fig. 4(d)), μ (Fig. 4(e)), I_{on}/I_{off} (Fig. 4(f)), threshold voltage (V_{th} , Fig. 4(g)), g_m (Fig. 4(h)), and hysteresis voltage (V_{hyst} , Fig. 4(i)). As shown in Fig. 4(d), under $V_{ds} = -2.1$ V, the peak I_{on} values for devices with L_{ch} of 2 , 3 , and $5 \mu\text{m}$ are 27.1 , 15.8 , and $12.9 \mu\text{A}/\mu\text{m}$, with averages of 23.5 , 13.5 , and $10.7 \mu\text{A}/\mu\text{m}$, respectively. This trend reflects the expected I_{on} enhancement with L_{ch} scaling. Mobility μ is extracted using peak transconductance method, where the gate capacitance per unit area (C_{ox}) is determined using two approaches. The first ($C_{calculated}$) calculates C_{ox} from the measured HfO_2 dielectric constant (via metal-insulator-metal (MIM) structure) together




Figure 4 Uniformity of CNT TFTs fabricated via ALE-assisted, resist-contamination-free process. Transfer characteristics of the CNT TFTs with L_{ch} of (a) 2 , (b) 3 , and (c) $5 \mu\text{m}$, measured at $V_{ds} = -0.1$ V and $V_{ds} = -2.1$ V. Statistics of key device parameters corresponding to (a)–(c): (d) I_{on} , (e) μ , (f) I_{on}/I_{off} , (g) V_{th} , (h) g_m , and (i) V_{hyst} .

with an average CNT diameter of ~ 1.5 nm, CNT density of ~ 24 tubes/ μm , CNT quantum capacitance (C_Q) of 3.47×10^{-10} F, and dielectric thickness (t_{ox}) of 7 nm. The second (C_{measured}) uses the maximum capacitance in strong accumulation from C-V measurements of CNT metal-oxide-semiconductor capacitors (MOSCAPs), which includes contributions from both gate dielectric capacitance and CNT quantum capacitance. Detailed C_{ox} characterization results are provided in Fig. S7 in the ESM. As shown in Fig. 4(e), peak μ values for L_{ch} of 2, 3, and 5 μm are 141, 89.4, and 64 $\text{cm}^2/(\text{V}\cdot\text{s})$, with averages of 116, 78, and 57 $\text{cm}^2/(\text{V}\cdot\text{s})$, respectively. The excellent agreement between the two C_{ox} determinations confirms the reliability of the mobility extraction. The reduction of mobility with increasing L_{ch} can be mainly attributed to percolative transport through the CNT network. As L_{ch} increases from a value comparable to the nanotube length to larger values, more tube-to-tube junctions are introduced into the conduction path, leading to a decrease in device mobility. Figure 4(f) shows $I_{\text{on}}/I_{\text{off}}$ exceeding 10^5 for all devices at $V_{\text{ds}} = -0.1$ V. Although $I_{\text{on}}/I_{\text{off}}$ decreases at $V_{\text{ds}} = -2.1$ V due to DIBL, it remains greater than 10^3 . As shown in Fig. 4(g), V_{th} shifts positively with reduced L_{ch} , consistent with V_{th} roll-off from enhanced lateral electric fields during device scaling. Figure 4(h) shows that peak g_{m} values for L_{ch} of 2, 3, and 5 μm are 25.6, 12.8, and 9.5 $\mu\text{S}/\mu\text{m}$, with averages of 18, 11.3, and 8 $\mu\text{S}/\mu\text{m}$, respectively. As shown in Fig. 4(i), V_{hyst} is less than 0.22 and 0.37 V for V_{ds} of -0.1 and -2.1 V, respectively, indicating a low density of interface traps and weak charge trapping effects [19, 39].

The excellent performance and uniformity of these CNT TFTs stem primarily from the ALE-assisted, resist-contamination-free process, which substantially improves both the gate dielectric and S/D contact interfaces. R_c , extracted using the transmission line method (TLM), is 8.5 ± 3.25 $\text{k}\Omega\cdot\mu\text{m}$ (Fig. S8 in the ESM), among the lowest reported for CNT network TFTs (Table S1 in the ESM) [29, 40–48]. In addition, the top-gate structure avoids contact-gating effects [49, 50]. The minimum D_{it} , extracted from C-V measurements of CNT MOSCAPs using the conductance method, ranges from 1.1×10^{11} to 3.5×10^{11} eV/cm^2 (Fig. S9 in the ESM), also among the lowest values reported for CNT TFTs [19, 20]. Across devices with different L_{ch} , D_{it} remains below 1.5×10^{12} eV/cm^2 within the operating voltage range ($V_{\text{gs}} = -2$ to 1.5 V), contributing to the relatively low V_{hyst} and SS. To evaluate the long-term stability and reliability of our devices, bias stress testing was performed (Fig. S10 in the ESM). Under positive bias stress (PBS) at an electric field of 1.25 MV/cm for 1000 s, the V_{th} shift is approximately -0.2 V, whereas under negative bias stress (NBS) at

the same field and duration, the V_{th} shift is about $+0.05$ V. The bias stress stability of the devices may be further improved through the optimization of the gate dielectric growth process and PDA conditions.

2.4 Performance benchmarking

Figure 5 benchmarks ALE-assisted, resist-contamination-free fabricated CNT TFTs against previously reported CNT TFTs [10, 11, 13, 19, 29, 42–46, 48, 51–56], IGZO TFTs [57–61], TMDC TFTs [62–73], and LTPS TFTs [74–77]. Details are provided in Table S2 in the ESM. As shown in Fig. 5(a), I_{on} of our CNT TFTs exceeds most reported CNT and TMDC TFTs, surpasses IGZO TFTs, and is only slightly lower than state-of-the-art LTPS TFTs. CNT and MoS_2 TFTs reported in Refs. [56, 62] show higher I_{on} at L_{ch} of 3 μm , but both use back-gate structures in which the contact-gating suppresses R_c and enhances I_{on} [49, 50]. However, neither includes device passivation, essential for stable operation in practical applications. Although LTPS TFTs achieve marginally higher I_{on} , their fabrication requires complex steps, including high-temperature laser crystallization and ion implantation, and further L_{ch} scaling is challenging. Our CNT TFTs also deliver excellent mobility across all L_{ch} , as shown in Fig. 5(b). Notably, when L_{ch} is reduced to 2 μm , both the maximum and average μ exceed 100 $\text{cm}^2/(\text{V}\cdot\text{s})$. At L_{ch} of 3 μm , the mobility surpasses that of commercial LTPS TFTs while offering advantages such as compatibility with flexible substrates, large-area processing, and simple fabrication. CNT TFTs in Refs. [55, 56] show slightly higher μ at similar L_{ch} but rely on back-gate structures without surface passivation. In summary, CNT TFTs fabricated through the ALE-assisted, resist-contamination-free process offer superior performance, scalability, and process simplicity relative to other TFT technologies. Importantly, the inherently vertical and highly directional etch profile of ALE preserves lateral dimensions, making the process naturally compatible with device miniaturization and further performance improvements at advanced technology nodes.

High-performance electronic systems generally require complementary integration of both p-type and n-type devices. Our resist-contamination-free process is also applicable to n-type CNT devices. However, their performance is currently inferior to that of p-type devices. The analysis indicates that oxidation of the low-work function scandium (Sc) at the contact interface is the primary cause (Fig. S11 in the ESM). Additionally, the ungated access regions exhibit minimal gate control, and CNTs in these regions tend to behave as p-type, forming p–n junctions near the contacts and limiting device performance. Future work will focus on




Figure 5 Performance benchmarking of ALE-assisted and resist-contamination-free fabricated CNT TFTs with other TFT technologies: (a) I_{on} and (b) μ .

mitigating Sc oxidation, reducing access region lengths, and n-doping CNTs in these regions using spacers to realize high-performance n-type CNT TFTs [37, 38].

3 Conclusions

In summary, we demonstrate high-performance CNT TFTs fabricated using an ALE-assisted, resist-contamination-free process. The approach uses a Y_2O_3 sacrificial layer to define the CNT active region and ALE to selectively remove HfO_2 above S/D electrodes with minimal damage to underlying CNTs, ensuring high-quality dielectric and contact interfaces. Top-gate CNT TFTs fabricated with this method achieve a maximum I_{on} of $27.1 \mu\text{A}/\mu\text{m}$ and peak μ of $141 \text{ cm}^2/(\text{V}\cdot\text{s})$ at L_{ch} of $2 \mu\text{m}$, along with excellent device uniformity, low R_{on} and low D_{it} . These devices surpass other TFT technologies in performance, scalability, and process simplicity. Furthermore, the inherently vertical, highly directional ALE etch makes this process naturally compatible with miniaturized devices at advanced technology nodes, offering a pathway toward high-performance, scalable CNT electronics.

4 Methods

4.1 Preparation of high-purity semiconducting CNT solutions

High-purity semiconducting CNT solutions were prepared via polymer-wrapping extraction. Poly[9-(1-octyloxy)-9H-carbazole-2,7-diyl] (PCz) and raw arc-discharged CNTs were mixed at a 1:1 mass ratio and dispersed in toluene at 1 mg/mL , followed by tip sonication to achieve uniform dispersion. The mixture was then centrifuged twice, and the supernatant was collected for subsequent use.

4.2 ALE-assisted, resist-contamination-free fabrication of CNT TFTs

First, alignment marks ($0.3/60 \text{ nm Ti/Pd}$) were formed on a Si/SiO_2 substrate using standard photolithography, EBE, and lift-off. The substrate was then immersed in a high-purity semiconducting CNT solution to deposit a CNT network film. Next, 3 nm of Y was deposited via EBE, and the substrate was heated at 250°C for 30 min in air to fully oxidize Y into Y_2O_3 . The active region was defined by photolithography, and the Y_2O_3 sacrificial layer outside the active region was wet-etched with diluted HCl ($1:20$) for 90 s . CNTs outside the active region were removed using oxygen plasma etching (100 W , 100 sccm , and 90 s). The photoresist was then stripped with NMP, followed by removal of the Y_2O_3 layer using the same HCl solution. Subsequently, 7 nm of HfO_2 was deposited as the gate dielectric via ALD at 90°C . The gate electrode ($0.3/60 \text{ nm Ti/Pd}$) was fabricated using standard photolithography, EBE, and lift-off. The gate dielectric over the S/D regions was exposed by photolithography and etched using ALE (BCl_3/Ar) to reveal the CNTs. Finally, S/D electrodes ($0.3/60 \text{ nm Ti/Pd}$) were deposited via EBE and lift-off, completing the CNT TFT fabrication.

4.3 Characterizations

The electrical characteristics (I - V and C - V) of CNT TFTs, CNT MOSCAPs, and HfO_2 MIM structures were measured using a probe station (MPI TS2000SE) in combination with a semiconductor parameter analyzer (Keysight B1500A) and an

impedance analyzer (Keysight E4990A). Morphology and structural characterizations were performed using SEM (Zeiss Gemini 360), AFM (Bruker Dimension Icon), and Raman spectroscopy (Horiba LabRAM Odyssey).

Electronic Supplementary Material: Supplementary material (Figs. S1–S11, Tables S1–S2, and extraction of key performance parameters) is available in the online version of this article at <https://doi.org/10.26599/NR.2026.94908425>.

Data availability

All data needed to support the conclusions in the paper are presented in the manuscript and the Electronic Supplementary Material. Additional data related to this paper may be requested from the corresponding author upon request.

Acknowledgements

We gratefully acknowledge the financial support from the National Natural Science Foundation of China (No. 62574010). We also acknowledge staffs from Peking Nanofab and SENTECH Instruments GmbH for equipment and technical supports.

Declaration of competing interest

All the contributing authors report no conflict of interests in this work.

Author contribution statement

L. B. and Y. C. conceived the idea and supervised the project. T. L., S. K. W., and Z. L. Y. designed the ALE-assisted, resist-contamination-free process, fabricated CNT TFTs, and performed electrical characterizations. Z. L. Y. and Z. L. L. optimized the ALD process. C. C. Z., K. L. C., and L. G. helped electrical characterizations. C. W., Y. H. H., and B. Y. H. deposited CNT network films and performed morphology and structural characterizations. T. L., S. K. W., Z. L. Y., L. B., and Y. C. analyzed data. L. M. P., Y. W., J. H. K., and X. L. L. contributed to data analysis and fruitful discussions. T. L. and Y. C. prepared the initially manuscript. All the authors have approved the final manuscript.

Use of AI statement

None.

References

- [1] Dürkop, T.; Getty, S. A.; Cobas, E.; Fuhrer, M. S. Extraordinary mobility in semiconducting carbon nanotubes. *Nano Lett.* **2004**, *4*, 35–39.
- [2] Avouris, P.; Chen, J. Nanotube electronics and optoelectronics. *Mater. Today* **2006**, *9*, 46–54.
- [3] Liu, C. C.; Cao, Y.; Wang, B.; Zhang, Z. X.; Lin, Y. X.; Xu, L.; Yang, Y. J.; Jin, C. H.; Peng, L. M.; Zhang, Z. Y. Complementary transistors based on aligned semiconducting carbon nanotube arrays. *ACS Nano* **2022**, *16*, 21482–21490.
- [4] Lin, Y. X.; Cao, Y.; Ding, S. J.; Zhang, P. P.; Xu, L.; Liu, C. C.; Hu, Q. L.; Jin, C. H.; Peng, L. M.; Zhang, Z. Y. Scaling aligned carbon nanotube transistors to a sub-10 nm node. *Nat. Electron.* **2023**, *6*, 506–515.

- [5] Bishop, M. D.; Hills, G.; Srimani, T.; Lau, C.; Murphy, D.; Fuller, S.; Humes, J.; Ratkovich, A.; Nelson, M.; Shulaker, M. M. Fabrication of carbon nanotube field-effect transistors in commercial silicon manufacturing facilities. *Nat. Electron.* **2020**, *3*, 492–501.
- [6] Peng, L. M. High-performance carbon nanotube thin-film transistor technology. *ACS Nano* **2023**, *17*, 22156–22166.
- [7] Zhang, J. L.; Fu, Y.; Wang, C.; Chen, P. C.; Liu, Z. W.; Wei, W.; Wu, C.; Thompson, M. E.; Zhou, C. W. Separated carbon nanotube macroelectronics for active matrix organic light-emitting diode displays. *Nano Lett.* **2011**, *11*, 4852–4858.
- [8] Zhao, T. Y.; Zhang, D. D.; Qu, T. Y.; Fang, L. L.; Zhu, Q. B.; Sun, Y.; Cai, T. H.; Chen, M. L.; Wang, B. W.; Du, J. H. et al. Flexible 64 × 64 pixel AMOLED displays driven by uniform carbon nanotube thin-film transistors. *ACS Appl. Mater. Interfaces* **2019**, *11*, 11699–11705.
- [9] Xi, M. Q.; Liu, F.; Zhu, X. H.; Li, Y.; Bai, L.; Chen, X. X.; Gong, Y. J.; Guo, Y.; Zhou, Y. G.; Peng, L. M. et al. High-performance thin-film transistors based on aligned carbon nanotubes for mini- and micro-LED displays. *Carbon* **2024**, *218*, 118718.
- [10] Li, Y.; Guo, Y.; Li, J.; Xi, M. Q.; Bai, L.; Zhang, J. F.; Li, S.; Zhu, X. H.; He, Y. H.; He, B. Y. et al. Micro-LED microdisplays driven by carbon nanotube active-matrix backplanes. *ACS Nano* **2025**, *19*, 22837–22848.
- [11] Li, S.; Yin, Z. L.; Li, Y.; Dong, X. B.; Luo, T.; Xi, M. Q.; Bai, L.; Cao, X.; Liang, X. L.; Cao, Y. Dielectric and passivation layer optimization in carbon nanotube thin-film transistors for display driving applications. *Carbon* **2025**, *237*, 120154.
- [12] Lu, S. H.; Franklin, A. D. Printed carbon nanotube thin-film transistors: Progress on printable materials and the path to applications. *Nanoscale* **2020**, *12*, 23371–23390.
- [13] Long, G. H.; Jin, W. L.; Xia, F.; Wang, Y. R.; Bai, T. S.; Chen, X. X.; Liang, X. L.; Peng, L. M.; Hu, Y. F. Carbon nanotube-based flexible high-speed circuits with sub-nanosecond stage delays. *Nat. Commun.* **2022**, *13*, 6734.
- [14] Guo, P. H.; Li, M.; Shao, S. S.; Fang, Y. X.; Chen, Z.; Guo, H. X.; Zhao, J. W. Matched printed carbon nanotube complementary metal-oxide-semiconductor (CMOS) devices for flexible circuits. *Carbon* **2023**, *215*, 118453.
- [15] Xia, T.; Xia, F.; Wang, Y. R.; Xiang, L.; Ma, C.; Chen, X. X.; Liang, X. L.; Peng, L. M.; Hu, Y. F. Reconfigurable flexible complementary circuits based on polarity-configurable carbon nanotube transistors. *ACS Nano* **2025**, *19*, 21169–21178.
- [16] Geng, Y.; Ren, Y. F.; Wang, X.; Li, J. Q.; Portilla, L.; Fang, Y. X.; Zhao, J. W. Highly sensitive and selective H₂S sensors with ultra-low power consumption based on flexible printed carbon-nanotube-thin-film-transistors. *Sens. Actuators B: Chem.* **2022**, *360*, 131633.
- [17] Tong, J. J.; Xiao, M. M.; Wang, K. M.; Zhao, Z. J.; Chen, Y.; Liu, Y. W.; Qing, T.; Liu, X. F.; Zhang, Z. Y. Small-molecule self-assembly strategy for ultrafast, sensitive, and portable multiplexed antibiotics detection by transistor biosensor arrays. *ACS Nano* **2025**, *19*, 11358–11370.
- [18] Ge, J. J.; Xia, X. L.; Zhu, M. G.; Zhou, S. Y.; Sun, Y. F.; Ma, H. Q.; Pei, X. Y.; Zhang, D. J.; Wang, Y.; Zhang, Z. Y. Self-aligned heterojunction gate carbon nanotube phototransistors for highly sensitive infrared detection. *Adv. Electron. Mater.* **2025**, *11*, 2400966.
- [19] Xiao, H. S.; Liu, Y. F.; Ding, S. J.; Gao, Y. F.; Zhai, M. L.; Liang, X. L.; Jin, C. H.; Liu, H. G.; Zhang, Z. Y. Interface and border traps in the gate stack of carbon nanotube film transistors with an yttria dielectric. *ACS Appl. Electron. Mater.* **2023**, *5*, 3908–3916.
- [20] Liu, Y. F.; Ding, S. J.; Li, W. L.; Zhang, Z. R.; Pan, Z. P.; Ze, Y.; Gao, B.; Zhang, Y. N.; Jin, C. H.; Peng, L. M. et al. Interface states in gate stack of carbon nanotube array transistors. *ACS Nano* **2024**, *18*, 19086–19098.
- [21] Si, M. S.; Kim, J. J.; Choi, W. J.; Lee, J. O. Change in the electrical characteristics of single-walled carbon nanotube networks under photoresist treatment. *J. Korean Phys. Soc.* **2016**, *69*, 681–686.
- [22] Ma, Z.; Han, J.; Yao, S.; Wang, S.; Peng, L. M. Improving the performance and uniformity of carbon-nanotube-network-based photodiodes via yttrium oxide coating and decoating. *ACS Appl. Mater. Interfaces* **2019**, *11*, 11736–11742.
- [23] Léonard, F.; Talin, A. A. Electrical contacts to one- and two-dimensional nanomaterials. *Nat. Nanotechnol.* **2011**, *6*, 773–783.
- [24] Liu, C. C.; Cao, Y.; Lu, H. Z.; Lin, Y. X.; Jin, C. H.; Zhang, Z. Y. Scaling of N-type field-effect transistors based on aligned carbon nanotube arrays. *ACS Appl. Mater. Interfaces* **2024**, *16*, 55964–55969.
- [25] Huang, Q.; Xia, J. Y.; Zhao, J.; Dong, G. D.; Liu, F.; Meng, H.; Liang, X. L. Ultraviolet/ozone and oxygen plasma treatments for improving the contact of carbon nanotube thin film transistors. *Sci. Bull.* **2018**, *63*, 802–806.
- [26] Tian, B. Y.; Liang, X. L.; Xia, J. Y.; Zhang, H.; Dong, G. D.; Huang, Q.; Peng, L. M.; Xie, S. S. Carbon nanotube thin film transistors fabricated by an etching based manufacturing compatible process. *Nanoscale* **2017**, *9*, 4388–4396.
- [27] Zhang, Z.; Zhang, X. G.; Huang, Z.; Chang, Y. K.; Chang, H. D.; Huang, S.; Liu, H. G.; Sun, B. Aligned carbon nanotube arrays with germanium protective layers for improving the performance of radio frequency transistors. *ACS Appl. Nano Mater.* **2023**, *6*, 3293–3302.
- [28] Lv, J. S.; Zhou, H.; Cui, Z. Y.; Liu, F.; Peng, L. M.; Qiu, C. G. Realizing boltzmann switching limit in carbon nanotube transistors through combating intertube electrostatic coupling. *ACS Nano* **2025**, *19*, 34283–34294.
- [29] Li, X.; Wang, W. K.; Zhang, Y. J.; Wang, F. J.; Wang, Y. C.; Li, L. H.; Wei, X. J.; Zhou, W. Y.; Liu, H. P. Photoresist removal by an aluminum protective layer to improve the performance of carbon nanotube thin-film transistors. *ACS Appl. Nano Mater.* **2025**, *8*, 486–494.
- [30] Foradori, S. M.; Su, K. A.; Unzaga, J. B.; Dhavamani, A.; Zheng, X. Q.; Betancourt Ponce, M. A.; Gopalan, P.; Arnold, M. S. Selective oxidation and removal of hydrocarbons from carbon nanotubes using reactive yttrium films. *Carbon* **2025**, *231*, 119709.
- [31] Kanarik, K. J.; Tan, S.; Gottscho, R. A. Atomic layer etching: Rethinking the art of etch. *J. Phys. Chem. Lett.* **2018**, *9*, 4814–4821.
- [32] Fischer, A.; Lill, T. Plasma application in atomic layer etching. *Phys. Plasmas* **2023**, *30*, 080601.
- [33] Lee, T. Y.; Chen, P. T.; Huang, C. C.; Chen, H. C.; Chen, L. Y.; Lee, P. T.; Chen, F. C.; Horng, R. H.; Kuo, H. C. Advances in core technologies for semiconductor manufacturing: Applications and challenges of atomic layer etching, neutral beam etching and atomic layer deposition. *Nanoscale Adv.* **2025**, *7*, 2796–2817.
- [34] Lin, T. Z.; Kang, B. T.; Jeon, M.; Huffman, C.; Jeon, J.; Lee, S.; Han, W.; Lee, J.; Lee, S.; Yeom, G. et al. Controlled layer-by-layer etching of MoS₂. *ACS Appl. Mater. Interfaces* **2015**, *7*, 15892–15897.
- [35] Kim, K. S.; Kim, K. H.; Nam, Y.; Jeon, J.; Yim, S.; Singh, E.; Lee, J. Y.; Lee, S. J.; Jung, Y. S.; Yeom, G. Y. et al. Atomic layer etching mechanism of MoS₂ for nanodevices. *ACS Appl. Mater. Interfaces* **2017**, *9*, 11967–11976.
- [36] Yoo, J.; Nam, C. Y.; Bussmann, E. Atomic precision processing of two-dimensional materials for next-generation microelectronics. *ACS Nano* **2024**, *18*, 21614–21622.
- [37] Gilardi, C.; Zeevi, G.; Choi, S.; Su, S. K.; Hung, T. Y. T.; Li, S. M.; Safron, N.; Lin, Q.; Srimani, T.; Passlack, M. et al. Barrier booster for remote extension doping and its DTCO for 1D & 2D FETs. In *Proceedings of 2023 International Electron Devices Meeting (IEDM)*, San Francisco, USA, 2023, pp 1–4.
- [38] Li, S. M.; Chao, T. A.; Gilardi, C.; Safron, N.; Su, S. K.; Zeevi, G.; Becholdt, A. D.; Passlack, M.; Oberoi, A.; Lin, Q. et al. High-

- performance and low parasitic capacitance CNT MOSFET: 1.2 mA/ μm at VDS of 0.75 V by self-aligned doping in sub-20 nm spacer. In *Proceedings of 2023 International Electron Devices Meeting (IEDM)*, San Francisco, USA, 2023, pp 1–4.
- [39] Ha, T. J. Effect of gate-dielectrics on the electrical characteristics of solution-processed single-wall-carbon-nanotube thin-film transistors. *Electron. Mater. Lett.* **2017**, *13*, 287–291.
- [40] Lee, Y.; Yoon, J.; Kim, H. J.; Park, G. H.; Jeon, J. W.; Kim, D. H.; Kim, D. M.; Kang, M. H.; Choi, S. J. Wafer-scale carbon nanotube network transistors. *Nanotechnology* **2020**, *31*, 465303.
- [41] Liu, H. Y.; Zhang, P. P.; Cao, X. M.; Zhang, Y.; He, J. P.; Zhu, M. G.; Xiao, M. M.; Zhang, Z. Y. Long-channel effects in randomly oriented carbon nanotube thin film transistors. *Adv. Electron. Mater.* **2025**, *11*, 2400660.
- [42] Tang, Y. J.; Zhu, H. P.; Wang, C. C.; Bu, J. H.; Li, M. D.; Zhou, H. S.; Zhang, J.; Ma, Y. Q.; Wu, Z. P.; Liu, F. Y. et al. High-efficiency removal of surface adsorbates on carbon nanotubes via electron irradiation. *J. Alloys Compd.* **2025**, *1041*, 183713.
- [43] Yao, J.; Li, Y. J.; Li, Y. H.; Sui, Q.; Wen, H. J.; Cao, L. T.; Cao, P.; Kang, L. X.; Tang, J. S.; Jin, H. H. et al. Rapid annealing and cooling induced surface cleaning of semiconducting carbon nanotubes for high-performance thin-film transistors. *Carbon* **2021**, *184*, 764–771.
- [44] An, Y.; Lee, H.; Ko, J.; Yang, H. I.; Min, G.; Kim, D. M.; Kim, D. H.; Bae, J. H.; Kang, M. H.; Choi, S. J. Gate capacitance coupling of double-gate carbon nanotube network transistors. *ACS Appl. Mater. Interfaces* **2024**, *16*, 6221–6227.
- [45] Xia, J. Y.; Zhao, J.; Meng, H.; Huang, Q.; Dong, G. D.; Zhang, H.; Liu, F.; Mao, D. F.; Liang, X. L.; Peng, L. M. Performance enhancement of carbon nanotube thin film transistor by yttrium oxide capping. *Nanoscale* **2018**, *10*, 4202–4208.
- [46] Xia, J. Y.; Dong, G. D.; Tian, B. Y.; Yan, Q. P.; Zhang, H.; Liang, X. L.; Peng, L. M. Metal contact effect on the performance and scaling behavior of carbon nanotube thin film transistors. *Nanoscale* **2016**, *8*, 9988–9996.
- [47] Zhu, M. G.; Zhou, J. S.; Sun, P. K.; Peng, L. M.; Zhang, Z. Y. Analyzing gamma-ray irradiation effects on carbon nanotube top-gated field-effect transistors. *ACS Appl. Mater. Interfaces* **2021**, *13*, 47756–47763.
- [48] Lv, Z. X.; Liu, D.; Yu, X. Q.; Lv, Q. J.; Gao, B.; Jin, H. H.; Qiu, S.; Men, C. L.; Song, Q. J.; Li, Q. W. Controllable etching-induced contact enhancement for high-performance carbon nanotube thin-film transistors. *RSC Adv.* **2019**, *9*, 10578–10583.
- [49] Prakash, A.; Ilatikhameneh, H.; Wu, P.; Appenzeller, J. Understanding contact gating in Schottky barrier transistors from 2D channels. *Sci. Rep.* **2017**, *7*, 12596.
- [50] Cheng, Z. H.; Pang, C. S.; Wang, P. Q.; Le, S. T.; Wu, Y. Q.; Shahrjerdi, D.; Radu, I.; Lemme, M. C.; Peng, L. M.; Duan, X. F. et al. How to report and benchmark emerging field-effect transistors. *Nat. Electron.* **2022**, *5*, 416–423.
- [51] Dong, G. D.; Zhao, J.; Shen, L. J.; Xia, J. Y.; Meng, H.; Yu, W. H.; Huang, Q.; Han, H.; Liang, X. L.; Peng, L. M. Large-area and highly uniform carbon nanotube film for high-performance thin film transistors. *Nano Res.* **2018**, *11*, 4356–4367.
- [52] Wei, N.; Gao, N. F.; Xu, H. T.; Liu, Z.; Gao, L.; Jiang, H. X.; Tian, Y.; Chen, Y. F.; Du, X. D.; Peng, L. M. Wafer-scale fabrication of carbon-nanotube-based CMOS transistors and circuits with high thermal stability. *Nano Res.* **2022**, *15*, 9875–9880.
- [53] Sun, Y. F.; Lu, P.; Zhang, L. Y.; Cao, Y.; Bai, L.; Ding, L.; Han, J.; Zhang, C. Y.; Zhu, M. G.; Zhang, Z. Y. Investigation and improvement of the bias temperature instability in carbon nanotube transistors. *Adv. Electron. Mater.* **2025**, *11*, 2400464.
- [54] Huang, Q.; Liu, F.; Zhao, J.; Xia, J. Y.; Liang, X. L. Ambipolarity suppression of carbon nanotube thin film transistors. *Carbon* **2020**, *157*, 358–363.
- [55] Zhang, H.; Xiang, L.; Yang, Y. J.; Xiao, M. M.; Han, J.; Ding, L.; Zhang, Z. Y.; Hu, Y. F.; Peng, L. M. High-performance carbon nanotube complementary electronics and integrated sensor systems on ultrathin plastic foil. *ACS Nano* **2018**, *12*, 2773–2779.
- [56] Long, G. H.; Wang, Y. R.; Bai, T. S.; Li, W. C.; Zhang, P. P.; Deng, X. S.; Cai, X.; Xi, M. Q.; Lin, Y. X.; Cheng, X. H. et al. Super-saturated complementary carbon nanotube transistors with intrinsic gain singularities. *Nat. Commun.* **2025**, *16*, 3390.
- [57] Jeon, J. K.; Um, J. G.; Lee, S.; Jang, J. Control of O–H bonds at a-IGZO/SiO₂ interface by long time thermal annealing for highly stable oxide TFT. *AIP Adv.* **2017**, *7*, 125110.
- [58] Samanta, S.; Chand, U.; Xu, S. Q.; Han, K. Z.; Wu, Y.; Wang, C. K.; Kumar, A.; Velluri, H.; Li, Y. D.; Fong, X. et al. Low subthreshold swing and high mobility amorphous indium-gallium-zinc-oxide thin-film transistor with thin HfO₂ gate dielectric and excellent uniformity. *IEEE Electron Device Lett.* **2020**, *41*, 856–859.
- [59] Zhao, Y. P.; Wang, Z. X.; Xu, G. W.; Cai, L.; Han, T. H.; Zhang, A. N.; Wu, Q. T.; Wang, R.; Huang, T. Y.; Cheng, P. et al. High performance indium-gallium-zinc oxide thin film transistor via interface engineering. *Adv. Funct. Mater.* **2020**, *30*, 2003285.
- [60] Luo, L. Q.; Faber, H.; Liu, C.; Doukas, S.; Yarali, E.; Adilbekova, B.; Naphade, D. R.; Xiao, N.; Ma, Y. C.; Mazo-Mantilla, H. F. et al. Contact-engineering of self-aligned-gate metal oxide transistors processed via electrode self-delamination and rapid photonic curing. *Adv. Funct. Mater.* **2024**, *34*, 2406044.
- [61] Lee, J.; Bae, S.; Shin, S.; Lee, S. Y. Mitigating electrical degradation in ultra-thin IGZO TFTs through contact engineering with Al₂O₃ interlayer. *Appl. Surf. Sci. Adv.* **2025**, *29*, 100827.
- [62] Huang, B. Y.; Wang, Y. C.; Li, L.; Wang, Q. Q.; Peng, Y. L.; Li, X. Z.; Zhang, Y. K.; Du, L. J.; Yang, W.; Shi, D. X. et al. MoS₂-thin film transistor based flexible 2T1C driving circuits for active-matrix displays. *Nano Lett.* **2023**, *23*, 9333–9339.
- [63] Daus, A.; Vaziri, S.; Chen, V.; Köroğlu, Ç.; Grady, R. W.; Bailey, C. S.; Lee, H. R.; Schauble, K.; Brenner, K.; Pop, E. High-performance flexible nanoscale transistors based on transition metal dichalcogenides. *Nat. Electron.* **2021**, *4*, 495–501.
- [64] Pak, S.; Jang, S.; Kim, T.; Lim, J.; Hwang, J. S.; Cho, Y.; Chang, H.; Jang, A. R.; Park, K. H.; Hong, J. et al. Electrode-induced self-healed monolayer MoS₂ for high performance transistors and phototransistors. *Adv. Mater.* **2021**, *33*, 2102091.
- [65] Chen, Y.; Lu, D. L.; Kong, L. G.; Tao, Q. Y.; Ma, L. K.; Liu, L. T.; Lu, Z. Y.; Li, Z. W.; Wu, R. X.; Duan, X. D. et al. Mobility enhancement of strained MoS₂ transistor on flat substrate. *ACS Nano* **2023**, *17*, 14954–14962.
- [66] Peng, Y. L.; Li, L.; Huang, B. Y.; Tian, J. P.; Li, X. Z.; Tang, J.; Chu, Y. B.; Shi, D. X.; Du, L. J.; Li, N. et al. Gate-last MoS₂ transistors for active-matrix display driving circuits. *Adv. Funct. Mater.* **2023**, *33*, 2304879.
- [67] Zhang, Y.; Zhao, H. L.; Huang, S. Y.; Hossain, M. A.; van der Zande, A. M. Enhancing carrier mobility in monolayer MoS₂ transistors with process-induced strain. *ACS Nano* **2024**, *18*, 12377–12385.
- [68] Wu, Y. H.; Xin, Z. Q.; Zhang, Z. B.; Wang, B. L.; Peng, R. X.; Wang, E. Z.; Shi, R.; Liu, Y. Q.; Guo, J.; Liu, K. H. et al. All-transfer electrode interface engineering toward harsh-environment-resistant MoS₂ field-effect transistors. *Adv. Mater.* **2023**, *35*, 2210735.
- [69] Ji, S.; Bae, S. R.; Hu, L.; Hoang, A. T.; Seol, M. J.; Hong, J.; Katiyar, A. K.; Kim, B. J.; Xu, D.; Kim, S. Y. et al. Perovskite light-emitting diode display based on MoS₂ backplane thin-film transistors. *Adv. Mater.* **2024**, *36*, 2309531.
- [70] Sattari-Esfahlan, S. M.; Yang, A. J.; Ghosh, R.; Zheng, W. W.; Rzepa,

- G.; Knobloch, T.; Lanza, M.; Renshaw Wang, X.; Grasser, T. Stability and reliability of van der waals high- κ SrTiO₃ field-effect transistors with small hysteresis. *ACS Nano* **2025**, *19*, 12288–12297.
- [71] Le, X. P.; Venkatesan, A.; Daw, D.; Nguyen, T. A.; Baithi, M.; Bouzid, H.; Nguyen, T. D. High-performance p-type quasi-ohmic of WSe₂ transistors using vanadium-doped WSe₂ as intermediate layer contact. *ACS Appl. Mater. Interfaces* **2024**, *16*, 52645–52652.
- [72] Phùng, Q. T.; Völkel, L.; Piacentini, A.; Esteki, A.; Grundmann, A.; Kalisch, H.; Heuken, M.; Vescan, A.; Neumaier, D.; Lemme, M. C. et al. Flexible p-type WSe₂ transistors with alumina top-gate dielectric. *ACS Appl. Mater. Interfaces* **2024**, *16*, 60541–60547.
- [73] Kim, J.; Cho, K.; Pak, J.; Lee, W.; Seo, J.; Kim, J. K.; Shin, J.; Jang, J.; Baek, K. Y.; Lee, J. et al. Channel-length-modulated avalanche multiplication in ambipolar WSe₂ field-effect transistors. *ACS Nano* **2022**, *16*, 5376–5383.
- [74] Watakabe, H.; Jinnai, T.; Suzumura, I.; Hanada, A.; Onodera, R.; Tada, M.; Mochizuki, K.; Tanaka, H.; Ito, T. 39-2: Development of advanced LTPS TFT technology for low power consumption and narrow border LCDs. *SID Symp. Dig. Tech. Pap.* **2019**, *50*, 541–544.
- [75] Kim, Y.; Kim, D.; Ryu, J.; Shin, J.; Lee, S.; Choi, B. Performance and reliability enhancement of flexible low-temperature polycrystalline silicon thin-film transistors via activation-annealing temperature optimization. *Thin Solid Films* **2023**, *780*, 139925.
- [76] Im, H.; Ahn, J. H.; Kim, W. Y.; Ha, T. E.; Jo, E. K.; Oh, Y.; Cha, M. G.; Choi, S.; Lim, J. H.; Kim, Y. S. Electrical-performance and reliability improvement of flexible low-temperature polycrystalline silicon thin-film transistors via post-annealing process. *Semicond. Sci. Technol.* **2022**, *37*, 105002.
- [77] Hwang, K.; Hwang, J.; Kim, Y.; Song, S.; Kong, K.; Oh, Y.; Chung, D.; Yu, M. C.; Kim, D.; Park, J. Y. et al. 1.6-inch transparent micro-display with pixel circuit integrated microLED chip array by misalignment-free transfer. *Adv. Mater.* **2025**, *37*, 2416015



This is an open access article under the terms of the Creative Commons Attribution 4.0 International License (CC BY 4.0, <https://creativecommons.org/licenses/by/4.0/>).

© The Author(s) 2026. Published by Tsinghua University Press.



清华大学出版社
Tsinghua University Press

SciOpen

94908425 (11 of 11)

Nano Research, 2026, 19, 94908425