

High-performance trench-structured thin film transistor with a micropatterned double-layer oxide semiconductor of varying thickness

Mookyum Kim¹, Ji Cheol Byen², Doyeon Kim³, Rakesh S. Sharbidre⁴, Prashant Narute⁵, Min-Seok Kim¹, and Seong-Gu Hong^{1,2,3}  

¹Convergence Research Center for Meta-Touch, Korea Research Institute of Standards and Science, Daejeon 34113, Republic of Korea

²Department of Applied Measurement Science, University of Science and Technology, Daejeon 34113, Republic of Korea

³Division of Chemical and Material Metrology, Korea Research Institute of Standards and Science, Daejeon 34113, Republic of Korea

⁴Physiological Signal Processing and Measurement Solution, Physionics, Daejeon 34027, Republic of Korea

⁵Department of Biomedical Engineering, University of Massachusetts Amherst, Amherst, Massachusetts 01003, USA


 Cite this article: Nano Research, 2025, 18, 94907065. <https://doi.org/10.26599/NR.2025.94907065>

ABSTRACT: Amorphous oxide semiconductor thin film transistors (TFTs) are essential for next-generation high-resolution displays due to their superior electrical properties, stability, and compatibility with flexible substrates. This paper reports a novel TFT architecture featuring a trench-structured oxide semiconductor layer of varying thickness and a corresponding fabrication process, offering excellent current-driving capabilities, switching characteristics, and wafer-scale producibility compared to planar-structured TFTs and previous trench-structured TFTs (TS-TFTs). Our approach forms trenches through micropatterning the first oxide semiconductor layer deposited on the substrate, followed by the deposition of the second oxide semiconductor layer using an atomic layer deposition supercycle method. This process introduces a trench structure, comprising a micropatterned double-layer oxide semiconductor with a thin active segment and thick amplifier segments, between source and drain electrodes. This configuration allows for precise dimensional control of the active segment, facilitating an optimized TFT architecture design. The developed TS-TFTs exhibit excellent electrical properties, including a field-effect mobility of $87.84 \text{ cm}^2 \cdot \text{V}^{-1} \cdot \text{s}^{-1}$, a subthreshold swing of $0.074 \text{ V} \cdot \text{dec}^{-1}$, near-zero threshold voltage, negligible hysteresis, and a threshold voltage shift of 0.4 V under positive bias stress over 3600 s . Furthermore, an electrical performance analysis of 16 TS-TFTs fabricated on a 4-inch wafer shows that their transfer curves are almost coincident, demonstrating the feasibility of the proposed fabrication process for wafer-scale production.

KEYWORDS: thin film transistor, trench structure, oxide semiconductor, current-driving capabilities, switching properties, scalable fabrication

1 Introduction

Display technology has continually evolved to offer users high-resolution and large-scale visual information [1–3]. In these applications, thin film transistors (TFTs) are essential as driving



switches that control light-emitting diodes in display backplanes, making their electrical performance critical [4–6]. Among various TFTs, amorphous oxide semiconductor TFTs have emerged as particularly advantageous for driving high-resolution displays while maintaining consistent quality over extensive areas [7–15]. These TFTs are fabricated at relatively low temperatures, which facilitates efficient processing and renders them suitable for next generation displays [16], wearable touch sensors [17], and neuromorphic chips [18]. However, the disordered atomic structure of amorphous oxide semiconductors can create defects in the charge migration pathway, limiting field-effect mobility and thereby degrading electrical

Received: July 17, 2024; Revised: September 19, 2024

Accepted: October 2, 2024

 Address correspondence to sghong@kriss.re.kr

performance [19–22]. Therefore, to meet the evolving requirements of high-performance electronic devices, it is urgent and crucial to develop oxide semiconductor TFTs with enhanced efficiency and reliability [23–28].

In conventional oxide semiconductor TFTs with a planar structure, the electrical properties significantly depend on the total number of carriers in the oxide semiconductor channel layer [29–31]. Therefore, the TFTs become more conductive with increasing channel thickness, which increases the total number of carriers in the channel. Conversely, they exhibit better switching characteristics when the channel is thin due to the reduction in the total number of carriers. Based on this principle, TFTs with an intriguing structural architecture featuring a trench-structured oxide semiconductor layer have recently been reported [32–34]. The core of the proposed trench-structured TFTs (TS-TFTs) is the creation of a trench structure on the substrate surface using dry etching. Subsequently, radiofrequency sputtering is employed to deposit the oxide semiconductor. This process results in an anisotropic deposition rate between the horizontal part and the side wall of the trench structure. Consequently, the thickness and surface roughness of the oxide semiconductor differ between the horizontal and vertical sections of the trench. The side wall of the trench structure forms a thin oxide semiconductor layer with a rough surface, which dominates the switching characteristics of the TFTs, effectively acting as the active channel. In contrast, the horizontal part forms a thick oxide semiconductor layer with a smooth surface, which determines the TS-TFT's current-driving capabilities.

Due to this mechanism, the proposed TS-TFTs comprise a thin active segment that controls switching characteristics and a thick amplifier segment that governs current-driving capabilities. This configuration results in superior electrical properties, including both enhanced current-driving capabilities and improved switching characteristics. However, in the proposed fabrication method, the process of depositing the oxide semiconductor into the trench structure using radiofrequency sputtering fails to precisely control the dimensions (thickness and length) of the oxide semiconductor deposited on the side wall. This lack of control makes it challenging to design the structural architecture of the TS-TFTs. Additionally, creating trench structures on a thermal oxide silicon (Si/SiO₂) wafer using dry-etching with CF₄ or CHF₃ gas often results in uneven etching across the entire wafer surface, making it unsuitable for large-area production. Moreover, the use of dry etching imposes limitations on the substrate materials that can be used. This method cannot be applied to flexible electronic applications, such as the fabrication of TFTs on flexible polymer substrates, posing a significant disadvantage.

In this study, we develop a novel TS-TFT architecture and a corresponding fabrication process to address the shortcomings identified in previous TS-TFT manufacturing methods. Unlike previous TS-TFTs, our approach creates trenches on a substrate by micropatterning the first oxide semiconductor layer deposited on the substrate, which is followed by the deposition of the second oxide semiconductor layer. This process introduces a trench-structured oxide semiconductor layer of varying thickness, comprising a thin active segment and a thick amplifier segment, between the source and drain electrodes. This approach enables accurate dimensional control of the active segment in the trench structure, facilitating the structural architecture design of TS-TFTs. We demonstrate the feasibility of the developed TS-TFTs by

scrutinizing the operating mechanism and electrical properties. Furthermore, the scalability of the developed TS-TFT fabrication method for large-area production is examined by comparing the electrical properties of TS-TFTs fabricated on a 4-inch wafer.

2 Experimental

2.1 Plasma-enhanced atomic layer deposition

Plasma-enhanced atomic layer deposition (PEALD) equipment based on a showerhead-type design (Atomic-premium, CN1, Korea) was utilized for the deposition of indium oxide (In₂O₃), zinc oxide (ZnO), and aluminium oxide (Al₂O₃). The precursors employed for this process were 3-(dimethylamino)propylindium (DADI) for indium, diethylzinc (DEZ) for zinc, and trimethylaluminum (TMA) for aluminum. DADI was stored at 40 °C in a specialized bubble-type container, whereas DEZ and TMA were kept at room temperature in single-valve canisters. The deposition of metal oxides involved utilizing a 100 W oxygen plasma as the reactive species, which was introduced into the reaction chamber via a radio frequency generator. The oxygen gas flow for the plasma was maintained at a constant rate of 500 sccm. Argon gas served both as a carrier gas to transport the precursor to the substrate, with flow rates of 50 sccm for DADI and 500 sccm for DEZ and TMA, and as a purging agent, with purge rates of 1000 sccm for DADI and 500 sccm for DEZ and TMA. The In₂O₃ deposition sequence included a DADI pulse for 1 s, an argon purge for 10 s, oxygen gas exposure for 1 s, oxygen plasma for 2 s, followed by an argon purge for 10 s. The ZnO deposition sequence consisted of a DEZ pulse for 0.1 s, an argon purge for 10 s, oxygen gas exposure for 1 s, oxygen plasma for 2 s, followed by an argon purge for 10 s. The Al₂O₃ deposition sequence consisted of a TMA pulse for 0.1 s, an argon purge for 10 s, oxygen gas exposure for 1 s, oxygen plasma for 2 s, followed by an argon purge for 10 s.

To precisely control the thickness of the IZO and Al₂O₃ layers deposited via PEALD, we first calibrated the deposition process on a Si wafer. Using the PEALD supercycle method, we deposited 50 cycles of IZO and Al₂O₃ and measured the thickness using ellipsometry at variable angles of 65°, 70°, and 75°. Based on these measurements, we calculated the required number of cycles to achieve the desired thickness for the actual deposition.

2.2 Structural and dimensional measurements

Optical microscopy (BX53M, Olympus, Japan) was used to measure the overall structures of the TFTs. The microscope was configured with Olympus Stream image analysis software, employing a bright field contrast method. A scanning electron microscopy (SEM) combined with a focused ion beam milling system (Helios G5, Thermo Fisher Scientific, USA) was used to characterize microstructural features and dimensions of the TFTs by capturing top-view and cross-sectional images. The SEM, equipped with an Everhart-Thornley secondary electron detector, was operated at an accelerating voltage of 5 kV and a working distance of 4 mm. To characterize the dimensions and surface roughness of an indium-zinc oxide (IZO) semiconductor layers in the TFTs, atomic force microscopy (AFM) (MFP-3D, Oxford Instruments, UK) was employed. Measurements were conducted in tapping mode using a soft tip (ATEC, Nanosensors, Switzerland) with a spring constant of 68 N·m⁻¹. The scan rate was set between 0.1 and 0.5 Hz, and the set point was fixed at 680 mV.

2.3 Measurements of electrical properties

The transfer curves, output curves, capacitances, and positive bias stress stability of the TFTs were measured using a semiconductor parameter analyzer (HP 4156A, Keysight, USA) equipped with a four-point probe station under controlled conditions of room temperature and darkness. The transfer curves were obtained by measuring the drain current (I_D) while sweeping the gate voltage (V_{GS}) from -5 to 5 V at three drain voltages (V_{DS}): 0.1 , 2.1 , and 4.1 V. The output curves were obtained by measuring the drain current while sweeping the drain voltage from 0 to 10 V at gate voltages of 0 , 1 , 2 , 3 , 4 , and 5 V. The capacitance of the Al_2O_3 gate insulator layer was measured by sweeping the voltage from -5 to 5 V, using an alternating current (AC) signal with a frequency of 1 MHz. Positive bias stress stability was assessed under an electric field of $1 \text{ MV}\cdot\text{cm}^{-1}$ with stress times up to 3600 s, during which transfer curves were measured by sweeping the gate voltage from -5 to 5 V at a drain voltage of 0.1 V. For all measurements, the voltage interval was set at 0.1 V, which was sufficient to detect changes in the current-voltage characteristics and provided an accurate assessment of the electrical properties.

The field-effect mobility (μ_{FE}) of the TFTs was calculated in the linear region at low gate voltages of the transfer curve using the relation $\mu_{FE} = Lg_m/WC_iV_{DS}$, where W is the channel width, L is the channel length, g_m is the transconductance (defined as $\partial I_D/\partial V_{GS}$), and C_i is the capacitance per unit area of the gate insulator. The subthreshold swing (s.s) was calculated as the reciprocal of the

maximum slope of the transfer curve, using the relation $s.s = (\partial \log_{10}(I_D)/\partial V_{GS})^{-1}$. The dielectric constant (k_{ox}) of the gate insulator was determined using the relation $k_{ox} = CT/A\epsilon_0$, where C is the capacitance, T is the thickness of the gate insulator layer, A is the capacitor area, and ϵ_0 is the permittivity of free space.

3 Results and discussion

3.1 Design and fabrication of TS-TFTs

Figure 1(a) illustrates the schematics of the structural configurations and operating mechanisms of a planar-structured TFT (PS-TFT) and the proposed TS-TFT. Both TFTs utilize a top-gate bottom-contact structure, comprising a substrate, source/drain electrodes, an oxide semiconductor channel, a gate insulator, and gate electrodes. The PS-TFT features a typical TFT configuration, employing a homogeneous monolayer oxide semiconductor. In contrast, the proposed TS-TFT incorporates a trench-structured oxide semiconductor layer with varying thickness. The mask layout and the top-view optical microscope image are presented in Figs. S1 and S2 in the Electronic Supplementary Material (ESM). In this design, a thin active segment is located at the horizontal part of the trench, while thick amplifier segments are situated on either side of the active segment.

The critical difference in structural architecture compared to previously reported TS-TFTs lies in the creation of trench structures. In our design, these trenches are formed by




Figure 1 Planar-structured and proposed trench-structured oxide semiconductor thin film transistors. (a) Schematics of the structural architectures of the two TFTs with a top-gate bottom-contact configuration. (b) Fabrication process of the trench structure in the TS-TFT, where different colors are used to distinguish the first and second IZO semiconductor layers, despite both being made of the same material. (c) Plasma-enhanced atomic layer deposition supercycle for depositing the IZO semiconductor layers.

micropatterning the first oxide semiconductor layer deposited on the substrate, whereas in previous TS-TFTs [32–34], the trench structures were created by dry etching directly into the substrate (Fig. S3 in the ESM). Subsequent deposition of the second oxide semiconductor results in a micropatterned double-layer oxide semiconductor with the thin active segment and the thick amplifier segments between the source and drain electrodes. This approach allows for accurate dimensional control of the active segment in the trench structure, facilitating the structural architecture design of TS-TFTs. Additionally, by avoiding the dry etching process to create trench structures in the substrate, our method achieves dimensional uniformity for TS-TFTs fabricated on a large-area substrate, ensuring wafer-scale producibility. Furthermore, since there is no need to etch the substrate to create the trench structure, TS-TFTs can be fabricated on various substrate materials, including polymers. This expands the applicability of TS-TFTs to various industrial fields, including flexible electronic applications.

The operating principle of TFTs is based on the modulation of current flowing between the source and drain electrodes, regulated by the gate voltage [35, 36]. Under a negative gate voltage, TFTs remain non-conductive with minimal current flow. However, when a positive voltage is applied, an electric field is induced in the semiconductor, controlling the movement of charges. When the gate voltage reaches a specific threshold, it induces the formation of a conductive channel in the semiconductor layer, allowing for electron flow between the source and drain electrodes. In the proposed TS-TFT, the oxide semiconductor layers with different thicknesses, namely the thin active segment and the thick amplifier segment, play distinct roles in the electrical properties. The thick amplifier segments act as fast-current paths, boosting the on-current and increasing the field-effect mobility of charge carriers, thereby enhancing current flow. Meanwhile, the thin active segment functions as the channel, controlling the switching properties. More details on this issue will be provided in Section 3.3.

Figure 1(b) shows the fabrication process of the trench structure

with the top-gate bottom-contact configuration in the proposed TS-TFT. First, source/drain electrodes are micropatterned on a glass substrate pre-deposited with a 150-nm-thick transparent conductive oxide (indium tin oxide, ITO). Subsequently, the IZO semiconductor layer is deposited using the PEALD supercycle method. The PEALD supercycle method is a cyclical approach integrating three cycles for In_2O_3 and a single cycle for ZnO per sequence (Fig. 1(c)), and provides superior IZO semiconductor quality [37–39]. The first IZO layer is deposited to a thickness of 30 nm at 200 °C and then micropatterned into trench structures. A second IZO layer is subsequently deposited using the PEALD supercycle method at 200 °C, forming a 10-nm-thick active segment. It should be noted that after the deposition of the first IZO layer, micropatterning for the trench structure is performed with a 1 μm pattern margin between the mask layouts of the first and second IZO layers (Fig. S1(b) in the ESM). This ensures precise alignment during the second IZO layer deposition, allowing micropatterning to occur within the defined region, thereby achieving the accurate formation of the trench structure. To minimize excessive free-carrier generation due to hydrogen incorporation and to ensure optimal on/off characteristics, the active segment is treated with oxygen plasma [40]. After that, a 50-nm-thick Al_2O_3 layer of gate insulator is deposited using PEALD at 200 °C with a trimethylaluminum source. Finally, a 150-nm-thick molybdenum (Mo) layer of gate electrode is deposited by direct current sputtering. After fabrication, all TFTs are annealed at 270 °C for 2 h, followed by an additional annealing at 300 °C for 2 h, to enhance electrical properties through hydrogen diffusion [41–44].

3.2 Structural and dimensional characterization

The structural configurations and dimensions of the fabricated TS-TFT with a 40-nm-thick amplifier segment and a 10-nm-thick, 2- μm -long active segment (channel length: 10 μm) were characterized using SEM and AFM. Figure 2(a) presents the top-




Figure 2 Characterization of the structures and dimensions of the proposed TS-TFT with a 40-nm-thick amplifier segment and a 10-nm-thick, 2- μm -long active segment (channel length: 10 μm). (a) Top-view SEM image of the trench-structured oxide semiconductor layer taken at a 40° tilt angle (scale bar: 1 μm). (b) Cross-sectional SEM image of the TS-TFT after focused ion beam milling (scale bar: 100 nm). (c) AFM topographic image of the trench-structured oxide semiconductor layer (scale bar: 500 nm). (d) Height profile along lines A and B in (c). Note that (a) and (c) were taken in regions where the gate insulator and gate electrode were not deposited.

view SEM image of the IZO semiconductor layer in the TS-TFT. The step-like features between the active segment and the amplifier segments indicate a thickness difference, suggesting the formation of a trench structure in the IZO semiconductor layer. The cross-sectional SEM image of the TS-TFT (Fig. 2(b)) clearly shows the IZO semiconductor layer with distinct regions of different thicknesses: the active segment at 10 nm and the amplifier segments at 40 nm. This confirms the varying thickness of the IZO semiconductor layer. Figures 2(c) and 2(d) show the AFM topographic image of the trench structure in the IZO semiconductor layer and the height profile along lines A and B in Fig. 2(c), respectively. The active segment exhibited a length of 2 μm and a thickness difference of approximately 30 nm compared to the amplifier segments. Additionally, the surface roughness of the IZO semiconductor layer was measured to be 1.6 nm, enabling precise dimensional control of the TS-TFTs.

The uniformity of the Al_2O_3 gate insulator layer thickness across the entire channel was further examined by measuring the capacitance per unit area. Capacitor pads comprising a metal (ITO)-insulator (50-nm-thick Al_2O_3)-metal structure (Mo), with two different areas of $100\ \mu\text{m} \times 100\ \mu\text{m}$ and $200\ \mu\text{m} \times 200\ \mu\text{m}$, were fabricated on the same wafer used for the TS-TFTs (Fig. S4(a) in the ESM). As shown in Fig. S4(b) in the ESM, the capacitance per unit area–voltage curves for all capacitors were nearly identical, converging into a single curve. Moreover, the capacitance per unit area remained constant at an average of $0.135\ \mu\text{F}\cdot\text{cm}^{-2}$, regardless of the applied voltage. The dielectric constant, calculated based on the thickness, was found to be 7.6 on average (Fig. S4(c) in the ESM), which is consistent with previous studies [45, 46]. This uniformity in the electrical properties demonstrates that the PEALD-deposited Al_2O_3 gate insulator layer has a precisely controlled thickness, ensuring consistent electrical characteristics [47–49].

These results confirm that the structural configurations and dimensions of the fabricated TS-TFT are consistent with the structural architecture design. This demonstrates the capability for

accurate dimensional control using the proposed method and suggests the scalability of this process for large-area production.

3.3 Role of channel thickness in electrical properties

To understand the operating mechanism of the proposed TS-TFTs, we fabricated PS-TFTs with two different IZO semiconductor layer thicknesses of 10 nm (thin channel) and 40 nm (thick channel), corresponding to the thicknesses of the active segment and the amplifier segment in the TS-TFT, respectively. We explored their electrical properties by measuring the transfer curves using a four-point probe station (Fig. S5 in the ESM). The width and length of the IZO layer in the PS-TFTs were fixed at 20 and 10 μm , respectively, and the same fabrication process used for TS-TFTs was employed.

Figure 3 presents the transfer curves (drain current–gate voltage characteristics) and the output curves (drain current–drain voltage characteristics) of two PS-TFTs. The PS-TFT with a thin channel (Fig. 3(a)) exhibited well-operating TFT characteristics with a field-effect mobility of $36.11\ \text{cm}^2\cdot\text{V}^{-1}\cdot\text{s}^{-1}$, an on-current per width of $3.85\ \mu\text{A}\cdot\mu\text{m}^{-1}$ at drain voltage of 4.1 V, a hysteresis of 0.1 V, a threshold voltage of 0.1 V, and a subthreshold swing of $0.072\ \text{V}\cdot\text{dec}^{-1}$ (Fig. 3(b)). Note that the electrical properties, including field-effect mobility, hysteresis, threshold voltage, and subthreshold swing, were calculated at $V_{\text{DS}} = 0.1\ \text{V}$. As shown in Fig. 3(c), the output characteristic curves of the PS-TFT with a thin channel exhibited linear behavior at low drain voltages, indicating ohmic contact. However, as the drain voltage increased, the drain current saturated, demonstrating its functionality as a TFT. Despite having good switching properties, with minimal hysteresis, a nearly zero threshold voltage, and a high subthreshold swing, the thin-channel PS-TFT had low field-effect mobility and a small on-current per width, which limited its current-driving capabilities.

On the other hand, the PS-TFT with a thick channel (Fig. 3(d)) exhibited conductive properties without switching behavior during the gate voltage sweep from -5 to $5\ \text{V}$ (Fig. 3(e)). The output




Figure 3 Electrical properties of PS-TFTs with different channel thicknesses of 10 nm and 40 nm after annealing at $270\ ^\circ\text{C}$ for 2 h, followed by annealing at $300\ ^\circ\text{C}$ for 2 h. (a) Schematic, (b) transfer curves, and (c) output curves of the PS-TFT with a 10-nm-thick channel. (d) Schematic, (e) transfer curves, and (f) output curves of the PS-TFT with a 40-nm-thick channel. The solid and dashed lines in (b) and (e) represent forward and reverse sweeps, respectively.

characteristic curves also showed that the drain current increased almost linearly with the drain voltage, without reaching saturation (Fig. 3(f)), failing to demonstrate typical TFT characteristics. However, the transfer curves of the thick-channel PS-TFT differed significantly from those of a conductor (Fig. S6(a) in the ESM). While the drain current in the conductor remained constant during the gate voltage sweep from -5 to 5 V (Fig. S6(b) in the ESM), the drain current in the PS-TFT with a thick channel increased with increasing gate voltage (Fig. 3(e)). To further investigate the current-voltage characteristics of the thick-channel PS-TFT, we obtained transfer curves by sweeping the gate voltage from -10 to 0 V. Interestingly, as shown in the inset of Fig. 3(e), on/off switching behavior appeared with a significantly negative-shifted threshold voltage of -8.1 V, indicating that the thick-channel PS-TFT was still operational as a TFT. Despite its poor switching characteristics, the thick-channel PS-TFT exhibited a high on-current per width of $24.64 \mu\text{A}\cdot\mu\text{m}^{-1}$ at a drain voltage of 4.1 V, demonstrating enhanced current-driving capabilities.

In thick-channel PS-TFTs [50–52], the number of charge carriers generated by donors is relatively higher. These charge carriers transition into the conduction band, acting as free electrons and enabling current flow within the semiconductor channel. Although surface defects or impurities trap some electrons, forming a depletion region, the large number of charge carriers in the thick channel ensures sufficient carriers remain to contribute to channel formation, even if some are trapped at the surface. As a result, thicker semiconductor layers are less influenced by surface states, reducing the gate voltage required for channel formation and causing a negative shift in the threshold voltage. Additionally, the increased number of charge carriers raises the charge density in the channel, reducing resistance and improving current flow. Consequently, the current passing between the source and drain (on-current per width) increases.

Based on these results, we infer that in the TS-TFTs, the thin active segment controls the on/off switching properties, while the thick amplifier segment enhances current-driving capabilities. Therefore, the combined operation of these two mechanisms enables the TS-TFTs to achieve both good switching properties and high current-driving capabilities.

3.4 Enhanced electrical properties

Figure 4 and Fig. S7 in the ESM illustrate the transfer curves of the TS-TFT with a 40-nm -thick amplifier segment (Fig. 4(a)) and a 10-nm -thick, $2\text{-}\mu\text{m}$ -long active segment at drain voltage of 0.1 , 2.1 , and 4.1 V (the widths of both the amplifier and active segments were fixed at $20 \mu\text{m}$), comparing how they change with thermal annealing. The as-fabricated TS-TFT without thermal annealing exhibited a field-effect mobility of $7.80 \text{ cm}^2\text{V}^{-1}\text{s}^{-1}$, an on-current per width of $0.81 \mu\text{A}\cdot\mu\text{m}^{-1}$ at drain voltage of 4.1 V, a hysteresis of 2.8 V, a threshold voltage of 0 V, and a subthreshold swing of $0.075 \text{ V}\cdot\text{dec}^{-1}$ (Fig. S7(a) in the ESM). After annealing at 270°C for 2 h (Fig. S7(b) in the ESM), the electrical properties improved, resulting in a field-effect mobility of $40.57 \text{ cm}^2\text{V}^{-1}\text{s}^{-1}$, an on-current per width of $4.08 \mu\text{A}\cdot\mu\text{m}^{-1}$ at drain voltage of 4.1 V, a hysteresis of 1.9 V, a threshold voltage of 0 V, and a subthreshold swing of $0.064 \text{ V}\cdot\text{dec}^{-1}$. Further annealing at 300°C for 2 h achieved high-performance TFT characteristics by enhancing both current-driving capabilities and switching properties, as shown in Fig. 4(b). The field-effect mobility and on-current per width at drain voltage of 4.1 V were $87.85 \text{ cm}^2\text{V}^{-1}\text{s}^{-1}$ and $9.86 \mu\text{A}\cdot\mu\text{m}^{-1}$, respectively, with

hysteresis and threshold voltage approximately zero and a subthreshold swing of $0.073 \text{ V}\cdot\text{dec}^{-1}$. These results reveal that compared with the counterpart PS-TFT featuring a 10-nm -thick and $10\text{-}\mu\text{m}$ -long channel (Figs. 3(a)–3(c)), the field-effect mobility and on-current per width of the TS-TFT increased by 2.4 -fold and 2.6 -fold, respectively, while maintaining excellent switching properties. Moreover, according to the positive bias stability test under an electric field of $1 \text{ MV}\cdot\text{cm}^{-1}$, the TS-TFT exhibited a threshold voltage shift of only 0.4 V over 3600 s, indicating superior stability (Fig. 4(c)). Therefore, we can infer that incorporating the trench-structured IZO semiconductor layer with two distinct thicknesses between the source and drain electrodes results in high-performance TFTs, offering a desirable combination of superior current-driving capabilities, good switching properties, and high stability.

To understand the roles of the trench-structured IZO semiconductor layer in the electrical properties of TS-TFTs in detail, we fabricated a PS-TFT with an IZO channel layer of $2 \mu\text{m}$ length, 10 nm thickness, and $20 \mu\text{m}$ width, corresponding to the dimensions of the active segment in the TS-TFT, by extending a transparent oxide conductor, which reduces the distance between the source and drain electrodes (i.e., the channel length) to $2 \mu\text{m}$ (the inset in Fig. S7(e) in the ESM). As shown in Fig. S7(c) in the ESM, the as-fabricated PS-TFT showed inferior current-driving capabilities with a field-effect mobility of $10.27 \text{ cm}^2\text{V}^{-1}\text{s}^{-1}$ and an on-current per width of $8.38 \mu\text{A}\cdot\mu\text{m}^{-1}$ at $V_{\text{DS}} = 4.1$ V, along with poor switching properties with a hysteresis of 2.2 V, a threshold voltage of 0 V, and a subthreshold swing of $0.080 \text{ V}\cdot\text{dec}^{-1}$. However, annealing significantly improved the electrical properties, achieving a field-effect mobility of $37.77 \text{ cm}^2\text{V}^{-1}\text{s}^{-1}$, an on-current per width of $40.39 \mu\text{A}\cdot\mu\text{m}^{-1}$ at $V_{\text{DS}} = 4.1$ V, a hysteresis of 0.1 V, and a subthreshold swing of $0.087 \text{ V}\cdot\text{dec}^{-1}$ (Figs. S7(d) and S7(e)). This field-effect mobility is comparable to that of the PS-TFT with an IZO semiconductor layer of $10 \mu\text{m}$ length, 10 nm thickness, and $20 \mu\text{m}$ width (Figs. 3(a)–3(c)), but is approximately 43% of that of the TS-TFT. These results indicate that channel thickness dominates the field-effect mobility of TFTs, and in TS-TFTs, the thick amplifier segment controls the field-effect mobility.

The high on-current per width of $40.39 \mu\text{A}\cdot\mu\text{m}^{-1}$ is attributed to a significant negative shift in threshold voltage after annealing. A high negative threshold voltage of -2.3 V was measured for the PS-TFT. As the channel length decreases, oxide semiconductor TFTs operates in depletion mode due to the high charge density in the channel, requiring higher negative gate voltages for depletion. Therefore, shorter channels lead to transfer characteristics that are negatively shifted compared to TFTs with longer channels [43, 44]. A negative threshold voltage impairs the switching properties of TFTs, thereby degrading performance and reliability through increased leakage current, reduced noise margin, and higher power consumption [45–47]. These findings suggest that the PS-TFT structure cannot achieve both high current-driving capabilities and good switching properties simultaneously, which can only be accomplished through our proposed TS-TFT structural design.

We examined the effects of the active segment length on the electrical properties of TS-TFTs, where the active segment length varied from 2 to $6 \mu\text{m}$ while keeping the active segment thickness and width constant at 10 nm and $20 \mu\text{m}$, respectively (the total length of the active and amplifier segments, i.e., the channel length, was fixed at $10 \mu\text{m}$). Figures 4(d) and 4(e) present the transfer curves while sweeping the gate voltage from 0 to 5 V at drain




Figure 4 Electrical properties of TS-TFTs with different active segment lengths of 2, 3, 4, 5, and 6 μm after annealing at 270 $^{\circ}\text{C}$ for 2 h, followed by annealing at 300 $^{\circ}\text{C}$ for 2 h. (a) Schematic, (b) transfer curves, and (c) positive bias stress stability test results of the TS-TFT with a 40-nm-thick amplifier segment and a 10-nm-thick, 2- μm -long active segment (channel length: 10 μm). Comparison of the transfer curves at $V_{\text{DS}} = 4.1$ V for TS-TFTs with different active segment lengths of 2, 3, 4, 5, and 6 μm (channel length: 10 μm), plotted with (d) a logarithmic y-axis and (e) a linear y-axis. (f) Calculated field-effect mobility values. (g) Output curves of the five TS-TFTs. The solid and dashed lines in (b)–(d) represent forward and reverse sweeps, respectively.

voltage of 4.1 V. As the active segment length increased, both the field-effect mobility and on-current per width, i.e., the current-driving capabilities, gradually decreased (Table S1 in the ESM). The field-effect mobility was $87.85 \text{ cm}^2\text{V}^{-1}\text{s}^{-1}$ at the active segment length of 2 μm and decreased to $62.99 \text{ cm}^2\text{V}^{-1}\text{s}^{-1}$ at the active segment length of 6 μm (Fig. 4(f)). For on-current per width, it was $9.86 \mu\text{A}\cdot\mu\text{m}^{-1}$ at the active segment length of 2 μm and decreased to $6.79 \mu\text{A}\cdot\mu\text{m}^{-1}$ at the active segment length of 6 μm . However, the good switching properties, including almost zero hysteresis and threshold voltage, and a high subthreshold swing of approximately $0.074 \text{ V}\cdot\text{dec}^{-1}$, remained unchanged irrespective of the active segment length (Table S1 in the ESM). Figure 4(g) shows the output characteristic curves of TS-TFTs with different active segment lengths. The linear relationship between the drain voltage and drain current at low drain voltages confirms good ohmic contact between the source/drain electrodes and the channel. Additionally, as the active segment length decreased, the drain current in the saturation region increased. Based on these findings, we can infer that in the proposed TS-TFT structure, a shorter active segment length leads to superior electrical performance. The electrical properties of all PS-

TFTs and TS-TFTs with different IZO semiconductor layer dimensions are summarized in Table S1 in the ESM.

3.5 Scalability for large-area production

To examine the scalability of the proposed method for large-area production, we fabricated TS-TFTs with a 40-nm-thick amplifier segment and a 10-nm-thick, 2- μm -long active segment on a 4-inch glass wafer coated with a 150-nm-thick indium-tin-oxide layer. As shown in Fig. 5(a), the wafer was divided into 16 regions, and a single TS-TFT from each region was selected to measure and compare their electrical properties. Figures 5(b) and 5(c) compare the transfer curves of all 16 TS-TFTs with the gate voltage sweeping from -5 to 5 V at $V_{\text{DS}} = 4.1$ V. The transfer curves merged into a single curve, indicating consistent electrical performance across all 16 TS-TFTs. Statistical analysis further supports this, showing small variations in measured electrical properties: a field-effect mobility of $87.84 \pm 1.35 \text{ cm}^2\text{V}^{-1}\text{s}^{-1}$ (Fig. 5(d)), a hysteresis of 0.04 ± 0.05 V (Fig. 5(e)), near-zero threshold voltage, and a subthreshold swing of $0.074 \pm 0.002 \text{ V}\cdot\text{dec}^{-1}$ (Fig. 5(f)). These results clearly demonstrate that the proposed TS-TFT structural architecture and the




Figure 5 Electrical performance analysis of 16 TS-TFTs with a 40-nm-thick amplifier segment and a 10-nm-thick, 2- μm -long active segment, fabricated on a 4-inch wafer, after annealing at 270 $^{\circ}\text{C}$ for 2 h, followed by annealing at 300 $^{\circ}\text{C}$ for 2 h. (a) Locations of the 16 selected TS-TFTs on the 4-inch wafer (scale bar: 1 cm). Comparison of the transfer curves at $V_{\text{DS}} = 4.1$ V for the 16 TS-TFTs, plotted with (b) a logarithmic y -axis and (c) a linear y -axis, where the solid and dashed lines represent forward and reverse sweeps, respectively. Distributions of (d) field-effect mobility, (e) hysteresis, and (f) subthreshold swing values across the 4-inch wafer.

corresponding fabrication method are viable for wafer-scale large-area production.

4 Conclusions

In this study, we developed a novel TS-TFT architecture featuring a micropatterned double-layer oxide semiconductor of varying thickness and a corresponding fabrication process to address the shortcomings, such as inferior electrical performance and poor scalability for large-area production, identified in conventional PS-TFTs and previous TS-TFTs. Our approach forms a trench structure on a substrate by micropatterning the first oxide semiconductor layer deposited on the substrate, followed by the deposition of the second oxide layer using a PEALD supercycle method. This introduces a trench-structured oxide semiconductor layer with a thin active segment and thick amplifier segments between source and drain electrodes. This TFT architecture combined with the fabrication process allowed for an accurate dimensional control of the oxide semiconductor layer, facilitating an optimized TS-TFT structural design and ensuring dimensional uniformity over the large area. Our results showed that the active segment and the amplifier segment played distinct roles in the electrical properties of the developed TS-TFTs. The active segment controlled switching properties (hysteresis, threshold voltage, and subthreshold swing), whereas the amplifier segment dominated current-driving capabilities (field-effect mobility and on-current per width). Therefore, the combined operation of these two mechanisms enabled the TS-TFTs to achieve the desirable feature of both good switching properties and high current-driving capabilities. The electrical performance analysis of 16 TS-TFTs fabricated on a 4-inch wafer demonstrated that the transfer curves and electrical properties calculated from them were almost coincident among all 16 TS-TFTs, indicating feasibility for large-area production and scalability for wafer-scale production. We believe that the superior

electrical performance and wafer-scale producibility of the developed TS-TFTs open up possibilities for their potential use in high-performance electronic devices and large-area displays.

Electronic Supplementary Material: Supplementary material (mask layout design of the TS-TFT, optical microscope image of the TS-TFT, fabrication workflow of the trench structure, electrical characterization of the Al_2O_3 gate insulator, experimental setup for measuring electrical properties, comparison of the transfer curve between the PS-TFT and the conductor, effects of hydrogen annealing on electrical properties, and a summary of the electrical properties of all TFTs) is available in the online version of this article at <https://doi.org/10.26599/NR.2025.94907065>.

Data availability

All data needed to support the conclusions in the paper are presented in the manuscript and the ESM. Additional data related to this paper may be requested from the corresponding author upon request.

Acknowledgements

The authors would like to express their gratitude for the financial support provided by the Korea Research Institute of Standards and Science (KRISS) through the KRISS Science Core Project (No. KRISS-GP2024-0014-11) and the National Research Council of Science & Technology (NST) grant funded by the Korea government (MSIT) (No. CRC23021-000).

Declaration of competing interest

All the contributing authors report no conflict of interests in this work.

Author contribution statement

M. K.: Conceptualization, investigation, experimental design, data curation, validation, writing – original draft. J. C. B.: Investigation, formal analysis, writing – review & editing. D. K.: Investigation, validation, writing – review & editing. R. S. S.: Investigation, formal analysis, writing – review & editing. P. N.: Investigation, visualization, writing – review & editing. M.-S. K.: Funding acquisition, validation, writing – review & editing. S.-G. H.: Conceptualization, project administration, supervision, writing – review & editing.

Use of AI statement

None.

References

- [1] Liu, Z. J.; Lin, C. H.; Hyun, B. R.; Sher, C. W.; Lv, Z. J.; Luo, B. Q.; Jiang, F. L.; Wu, T.; Ho, C. H.; Kuo, H. C. et al. Micro-light-emitting diodes with quantum dots in display technology. *Light Sci. Appl.* **2020**, *9*, 83.
- [2] Su, Y.; Geng, D.; Chen, Q.; Ji, H. S.; Li, M.; Shang, G. L.; Liu, L. B.; Duan, X. L.; Chuai, X. C.; Huang, S. J. et al. Novel TFT-Based emission driver in high performance AMOLED display applications. *Org. Electron.* **2021**, *93*, 106160.
- [3] Joo, W. J.; Kyoung, J.; Esfandiyarpour, M.; Lee, S. H.; Koo, H.; Song, S. J.; Kwon, Y. N.; Song, S. H.; Bae, J. C.; Jo, A. et al. Metasurface-driven OLED displays beyond 10,000 pixels per inch. *Science* **2020**, *370*, 459–463.
- [4] Striakhilev, D.; Park, B. K.; Tang, S. J. Metal oxide semiconductor thin-film transistor backplanes for displays and imaging. *MRS Bull.* **2021**, *46*, 1063–1070.
- [5] Um, J. G.; Jeong, D. Y.; Jung, Y.; Moon, J. K.; Jung, Y. H.; Kim, S.; Kim, S. H.; Lee, J. S.; Jang, J. Active-matrix GaN μ -LED display using oxide thin-film transistor backplane and flip chip LED bonding. *Adv. Electron. Mater.* **2019**, *5*, 1800617.
- [6] In, H. J.; Oh, K. H.; Lee, I.; Ryu, D. H.; Choi, S. M.; Kim, K. N.; Kim, H. D.; Kwon, O. K. An advanced external compensation system for active matrix organic light-emitting diode displays with poly-Si thin-film transistor backplane. *IEEE Trans. Electron Devices* **2010**, *57*, 3012–3019.
- [7] Liu, M. Y.; Kim, H.; Wang, X. Y.; Song, H. W.; No, K.; Lee, S. Carrier density-tunable work function buffer at the channel/metalization interface for amorphous oxide thin-film transistors. *ACS Appl. Electron. Mater.* **2021**, *3*, 2703–2711.
- [8] Ding, S. J.; Wu, X. H. Superior atomic layer deposition technology for amorphous oxide semiconductor thin-film transistor memory devices. *Chem. Mater.* **2020**, *32*, 1343–1357.
- [9] Samanta, S.; Han, K. Z.; Sun, C.; Wang, C. K.; Kumar, A.; Thean, A. V. Y.; Gong, X. Amorphous InGaZnO thin-film transistors with sub-10-nm channel thickness and ultrascaled channel length. *IEEE Trans. Electron Devices* **2021**, *68*, 1050–1056.
- [10] Taouririt, T. E.; Meftah, A.; Sengouga, N.; Adaika, M.; Chala, S.; Meftah, A. Effects of high- k gate dielectrics on the electrical performance and reliability of an amorphous indium-tin-zinc-oxide thin film transistor (a-ITZO TFT): An analytical survey. *Nanoscale* **2019**, *11*, 23459–23474.
- [11] Ma, Q. G.; Wang, H. H.; Zhou, L. F.; Fan, J. L.; Liao, C. W.; Guo, X. J.; Zhang, S. D. Robust gate driver on array based on amorphous IGZO thin-film transistor for large size high-resolution liquid crystal displays. *IEEE J. Electron Devices Soc.* **2019**, *7*, 717–721.
- [12] Yim, J. R.; Jung, S. Y.; Yeon, H. W.; Kwon, J. Y.; Lee, Y. J.; Lee, J. H.; Joo, Y. C. Effects of metal electrode on the electrical performance of amorphous In–Ga–Zn–O thin film transistor. *Jpn. J. Appl. Phys.* **2012**, *51*, 011401.
- [13] Choi, S.; Jang, J.; Kang, H.; Baeck, J. H.; Bae, J. U.; Park, K. S.; Yoon, S. Y.; Kang, I. B.; Kim, D. M.; Choi, S. J. et al. Systematic decomposition of the positive bias stress instability in self-aligned coplanar InGaZnO thin-film transistors. *IEEE Electron Device Lett.* **2017**, *38*, 580–583.
- [14] Han, K. L.; Ok, K. C.; Cho, H. S.; Oh, S.; Park, J. S. Effect of hydrogen on the device performance and stability characteristics of amorphous InGaZnO thin-film transistors with a SiO₂/SiN_x/SiO₂ buffer. *Appl. Phys. Lett.* **2017**, *111*, 063502.
- [15] Kim, Y. K.; Ahn, C. H.; Yun, M. G.; Cho, S. W.; Kang, W. J.; Cho, H. K. Periodically pulsed wet annealing approach for low-temperature processable amorphous InGaZnO thin film transistors with high electrical performance and ultrathin thickness. *Sci. Rep.* **2016**, *6*, 26287.
- [16] Nathan, A.; Lee, S.; Jeon, S.; Robertson, J. Amorphous oxide semiconductor TFTs for displays and imaging. *J. Disp. Technol.* **2014**, *10*, 917–927.
- [17] Geng, D.; Chen, Y. F.; Mativenga, M.; Jang, J. Touch sensor array with integrated drivers and comparator using a-IGZO TFTs. *IEEE Electron Device Lett.* **2017**, *38*, 391–394.
- [18] Kimura, M.; Sumida, R.; Kurasaki, A.; Imai, T.; Takishita, Y.; Nakashima, Y. Amorphous metal oxide semiconductor thin film, analog memristor, and autonomous local learning for neuromorphic systems. *Sci. Rep.* **2021**, *11*, 580.
- [19] Germs, W. C.; Adriaans, W. H.; Tripathi, A. K.; Roelofs, W. S. C.; Cobb, B.; Janssen, R. A. J.; Gelinck, G. H.; Kemerink, M. Charge transport in amorphous InGaZnO thin-film transistors. *Phys. Rev. B* **2012**, *86*, 155319.
- [20] Nomura, K.; Ohta, H.; Takagi, A.; Kamiya, T.; Hirano, M.; Hosono, H. Room-temperature fabrication of transparent flexible thin-film transistors using amorphous oxide semiconductors. *Nature* **2004**, *432*, 488–492.
- [21] Conley, J. F. Instabilities in amorphous oxide semiconductor thin-film transistors. *IEEE Trans. Device Mater. Reliab.* **2010**, *10*, 460–475.
- [22] Kamiya, T.; Hosono, H. Material characteristics and applications of transparent amorphous oxide semiconductors. *NPG Asia Mater.* **2010**, *2*, 15–22.
- [23] Zan, H. W.; Yeh, C. C.; Meng, H. F.; Tsai, C. C.; Chen, L. H. Achieving high field-effect mobility in amorphous indium-gallium-zinc oxide by capping a strong reduction layer. *Adv. Mater.* **2012**, *24*, 3509–3514.
- [24] Chen, C. D.; Yang, B. R.; Li, G. T.; Zhou, H.; Huang, B. L.; Wu, Q.; Zhan, R. Z.; Noh, Y. Y.; Minari, T.; Zhang, S. D. et al. Analysis of ultrahigh apparent mobility in oxide field-effect transistors. *Adv. Sci.* **2019**, *6*, 1801189.
- [25] Lee, S.; Song, Y.; Park, H.; Zaslavsky, A.; Paine, D. C. Channel scaling and field-effect mobility extraction in amorphous InZnO thin film transistors. *Solid-State Electron.* **2017**, *135*, 94–99.
- [26] Lee, J.; Kim, D.; Lee, S.; Cho, J.; Park, H.; Jang, J. High field effect mobility, amorphous In–Ga–Sn–O thin-film transistor with no effect of negative bias illumination stress. *IEEE Electron Device Lett.* **2019**, *40*, 1443–1446.
- [27] Jang, K.; Raja, J.; Kim, J.; Lee, Y.; Kim, D.; Yi, J. High field-effect mobility amorphous InSnZnO thin-film transistors with low carrier concentration and oxygen vacancy. *Electron. Lett.* **2013**, *49*, 1030–1031.
- [28] Cho, M. H.; Seol, H.; Yang, H.; Yun, P. S.; Bae, J. U.; Park, K. S.; Jeong, J. K. High-performance amorphous indium gallium zinc oxide thin-film transistors fabricated by atomic layer deposition. *IEEE Electron Device Lett.* **2018**, *39*, 688–691.
- [29] Nakata, M.; Tsuji, H.; Sato, H.; Nakajima, Y.; Fujisaki, Y.; Takei, T.; Yamamoto, T.; Fujikake, H. Influence of oxide semiconductor thickness on thin-film transistor characteristics. *Jpn. J. Appl. Phys.* **2013**, *52*, 03BB04.

- [30] Hwang, C. S.; Park, S. H. K.; Cheong, W. S.; Shin, J.; Yang, S.; Byun, C.; Ryu, M. K.; Cho, D. H.; Yoon, S. M.; Chung, S. M. et al. P-8: Effects of active thickness in oxide semiconductor TFTs. *SID Int. Symp. Dig. Tech. Pap.* **2009**, *40*, 1107–1109.
- [31] Ye, P. D.; Wilk, G. D.; Yang, B.; Kwo, J.; Gossman, H. J. L.; Hong, M.; Ng, K. K.; Bude, J. Depletion-mode InGaAs metal-oxide-semiconductor field-effect transistor with oxide gate dielectric grown by atomic-layer deposition. *Appl. Phys. Lett.* **2004**, *84*, 434–436.
- [32] Im, Y.; Cho, S. I.; Kim, J.; Woo, N.; Ko, J. B.; Park, S. H. K. Buffer layer engineering of indium oxide based trench TFT for ultra high current driving. *IEEE Electron Device Lett.* **2023**, *44*, 1849–1852.
- [33] Kim, D. H.; Lee, K. H.; Lee, S. H.; Kim, J.; Yang, J.; Kim, J.; Cho, S. I.; Ji, K. H.; Hwang, C. S.; Park, S. H. K. Trench-structured high-current-driving aluminum-doped indium-tin-zinc oxide semiconductor thin-film transistor. *IEEE Electron Device Lett.* **2022**, *43*, 1677–1680.
- [34] Kim, J.; Kim, D. H.; Cho, S. I.; Lee, S. H.; Jeong, W.; Park, S. H. K. Channel-shortening effect suppression of a high-mobility self-aligned oxide TFT using trench structure. *IEEE Electron Device Lett.* **2021**, *42*, 1798–1801.
- [35] Fortunato, E.; Barquinha, P.; Martins, R. Oxide semiconductor thin-film transistors: A review of recent advances. *Adv. Mater.* **2012**, *24*, 2945–2986.
- [36] Park, J. S.; Maeng, W. J.; Kim, H. S.; Park, J. S. Review of recent developments in amorphous oxide semiconductor thin-film transistor devices. *Thin Solid Films* **2012**, *520*, 1679–1693.
- [37] Lee, S.; Kim, M.; Mun, G.; Ko, J.; Yeom, H. I.; Lee, G. H.; Shong, B.; Park, S. H. K. Effects of Al precursors on the characteristics of indium-aluminum oxide semiconductor grown by plasma-enhanced atomic layer deposition. *ACS Appl. Mater. Interfaces* **2021**, *13*, 40134–40144.
- [38] Cho, S. I.; Woo, N.; Jeong, H. J.; Park, S. H. K. Inserting interfacial layer for atomic-scaled hydrogen control to enhance electrical properties of InZnO TFTs. *IEEE Electron Device Lett.* **2023**, *44*, 650–653.
- [39] Woo, N.; Cho, S. I.; Park, S. H. K. Optimal aluminum doping method in PEALD for designing outstandingly stable InAlZnO TFT. *Adv. Mater. Interfaces* **2023**, *10*, 2300128.
- [40] Ko, J. B.; Lee, S. H.; Park, K. W.; Park, S. H. K. Interface tailoring through the supply of optimized oxygen and hydrogen to semiconductors for highly stable top-gate-structured high-mobility oxide thin-film transistors. *RSC Adv.* **2019**, *9*, 36293–36300.
- [41] Ko, J. B.; Cho, S. I.; Park, S. H. K. Engineering a subnanometer interface tailoring layer for precise hydrogen incorporation and defect passivation for high-end oxide thin-film transistors. *ACS Appl. Mater. Interfaces* **2023**, *15*, 47799–47809.
- [42] Jeon, S.; Lee, K. H.; Lee, S. H.; Cho, S. I.; Hwang, C. S.; Ko, J. B.; Park, S. H. K. Contact properties of a low-resistance aluminum-based electrode with metal capping layers in vertical oxide thin-film transistors. *J. Mater. Chem. C* **2023**, *11*, 14177–14186.
- [43] Nam, Y.; Yang, J. H.; Jeong, P.; Kwon, O. S.; Pi, J. E.; Cho, S. H.; Hwang, C. S.; Ahn, J.; Ji, S.; Park, S. H. K. Effect of a rapid thermal annealing process on the electrical properties of an aluminum-doped indium zinc tin oxide thin film transistor. *Phys. Status Solidi A* **2017**, *214*, 1600490.
- [44] Nam, Y.; Kim, H. O.; Cho, S. H.; Park, S. H. K. Effect of hydrogen diffusion in an In–Ga–Zn–O thin film transistor with an aluminum oxide gate insulator on its electrical properties. *RSC Adv.* **2018**, *8*, 5622–5628.
- [45] Groner, M. D.; Elam, J. W.; Fabreguette, F. H.; George, S. M. Electrical characterization of thin Al₂O₃ films grown by atomic layer deposition on silicon and various metal substrates. *Thin Solid Films* **2002**, *413*, 186–197.
- [46] Kim, S.; Lee, S. H.; Jo, I. H.; Seo, J.; Yoo, Y. E.; Kim, J. H. Influence of growth temperature on dielectric strength of Al₂O₃ thin films prepared via atomic layer deposition at low temperature. *Sci. Rep.* **2022**, *121*, 5124.
- [47] George, S. M. Atomic layer deposition: An overview. *Chem. Rev.* **2010**, *110*, 111–131.
- [48] Knez, M.; Nielsch, K.; Niinistö, L. Synthesis and surface engineering of complex nanostructures by atomic layer deposition. *Adv. Mater.* **2007**, *19*, 3425–3438.
- [49] Sonsteby, H. H.; Yanguas-Gil, A.; Elam, J. W. Consistency and reproducibility in atomic layer deposition. *J. Vac. Sci. Technol. A* **2020**, *38*, 020804.
- [50] Barquinha, P.; Pimentel, A.; Marques, A.; Pereira, L.; Martins, R.; Fortunato, E. Influence of the semiconductor thickness on the electrical properties of transparent TFTs based on indium zinc oxide. *J. Non-Cryst. Solids* **2006**, *352*, 1749–1752.
- [51] Chen, A. H.; Cao, H. T.; Zhang, H. Z.; Liang, L. Y.; Liu, Z. M.; Yu, Z.; Wan, Q. Influence of the channel layer thickness on electrical properties of indium zinc oxide thin-film transistor. *Microelectron. Eng.* **2010**, *87*, 2019–2023.
- [52] Yang, Z.; Yang, J. W.; Meng, T.; Qu, M. Y.; Zhang, Q. Influence of channel layer thickness on the stability of amorphous indium zinc oxide thin film transistors. *Mater. Lett.* **2016**, *166*, 46–50.
- [53] Kang, D. H.; Han, J. U.; Mativenga, M.; Ha, S. H.; Jang, J. Threshold voltage dependence on channel length in amorphous-indium-gallium-zinc-oxide thin-film transistors. *Appl. Phys. Lett.* **2013**, *102*, 083508.
- [54] Barard, S.; Mukherjee, D.; Sarkar, S.; Kreouzis, T.; Chambrier, I.; Cammidge, A. N.; Ray, A. K. Channel length-dependent characterisations of organic thin-film transistors with solution processable gadolinium phthalocyanine derivatives. *J. Mater. Sci.: Mater. Electron.* **2020**, *31*, 265–273.
- [55] Orouji, A. A.; Kumar, M. J. Leakage current reduction techniques in poly-Si TFTs for active matrix liquid crystal displays: A comprehensive study. *IEEE Trans. Device Mater. Reliab.* **2006**, *6*, 315–325.
- [56] Jeong, J. K.; Won Yang, H.; Jeong, J. H.; Mo, Y. G.; Kim, H. D. Origin of threshold voltage instability in indium-gallium-zinc oxide thin film transistors. *Appl. Phys. Lett.* **2008**, *93*, 123508.
- [57] Park, J.; Jang, K. S.; Shin, D. G.; Shin, M.; Yi, J. S. Gate-induced drain leakage current characteristics of p-type polycrystalline silicon thin film transistors aged by off-state stress. *Solid State Electron.* **2018**, *148*, 20–26.



This is an open access article under the terms of the Creative Commons Attribution 4.0 International License (CC BY 4.0, <https://creativecommons.org/licenses/by/4.0/>).