@article{Bai2025, 
author = {Yueyin Bai and Song Zhang and Zhiyuan Ma and Enhao Tang and Jun Yu},
title = {DSP-OPU: An FPGA-based overlay processor for digital signal processing},
year = {2025},
journal = {Electronic Research Archive},
volume = {33},
number = {5},
pages = {2698-2718},
keywords = {digital signal processing (DSP), software-hardware co-design, reconfigurable architecture, overlay processor, field-programmable gate array (FPGA), system architecture, wireless communication},
url = {https://www.sciopen.com/article/10.3934/era.2025119},
doi = {10.3934/era.2025119},
abstract = {Digital signal processing (DSP) is an important technology in various research fields. However, mainstream implementations of DSP algorithms either lack flexibility and scalability or have performance saturation and bottleneck, which still have the potential to be optimized. In this work, we proposed DSP-OPU, an FPGA-based overlay processor for digital signal processing. Specifically, we designed an overlay architecture suitable for various DSP algorithms. A unique data path was proposed with multiple computation engines and a reconfigurable pipeline. Additionally, we realized software-hardware co-design for DSP-OPU. On the software side, we achieved excellent scalability with a customized instruction set and a user-friendly compiler. On the hardware side, the reconfigurable data path breaks the dependency between instructions and data, enhancing scheduling ability and transmission efficiency. In addition, we also decreased the performance saturation with increasing engine numbers. Compared to C6678 SoC, our DSP-OPU achieves up to 29    × speedup and 70    × higher energy efficiency for different DSP algorithms. Compared to FPGA-based implementations for a single DSP algorithm, we achieved up to 4.5    × speedup and 4.4    × better energy efficiency.}
}